DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_0"
duLibraryName "abc130_driver"
duName "driver_main"
elements [
]
mwi 0
uid 614,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/a13_with_drv_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/a13_with_drv_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/a13_with_drv_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/a13_with_drv_top"
)
(vvPair
variable "date"
value "10/28/13"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "a13_with_drv_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "a13_with_drv_top"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/a13_with_drv_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/a13_with_drv_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:18:01"
)
(vvPair
variable "unit"
value "a13_with_drv_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42400,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,43900,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 614,0
optionalChildren [
*13 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-61375,31750,-60625"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "25400,-61500,30000,-60500"
st "chip_sel_o"
ju 2
blo "30000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "chip_sel_o"
t "std_logic"
prec "------------------------------------------------------------------
-- DUT
-------------------------------------------------------------------
-- Signals split - will be recombined above depending on output below"
eolc "-- 0=hybrid, 1=single chip"
preAdd 0
posAdd 0
o 30
suid 1,0
)
)
)
*14 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-11375,-14000,-10625"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
)
xt "-13000,-11500,-8200,-10500"
st "hs_abcup_i"
blo "-13000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_abcup_i"
t "std_logic"
prec "-- HSIO IB P2
-----------------------------------"
preAdd 0
o 22
suid 2,0
)
)
)
*15 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-26375,-14000,-25625"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
)
xt "-13000,-26500,-6300,-25500"
st "hs_addr_i : (4:0)"
blo "-13000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_addr_i"
t "std_logic_vector"
b "(4 downto 0)"
o 15
suid 3,0
)
)
)
*16 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-42375,-14000,-41625"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 385,0
va (VaSet
)
xt "-13000,-42500,-7000,-41500"
st "hs_dxin : (3:0)"
blo "-13000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hs_dxin"
t "std_logic_vector"
b "(3 downto 0)"
o 9
suid 5,0
)
)
)
*17 (CptPort
uid 386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-45375,-14000,-44625"
)
tg (CPTG
uid 388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 389,0
va (VaSet
)
xt "-13000,-45500,-6500,-44500"
st "hs_dxout : (3:0)"
blo "-13000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_dxout"
t "std_logic_vector"
b "(3 downto 0)"
o 8
suid 6,0
)
)
)
*18 (CptPort
uid 390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-4375,-14000,-3625"
)
tg (CPTG
uid 392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 393,0
va (VaSet
)
xt "-13000,-4500,-7000,-3500"
st "hs_i2c_sda_io"
blo "-13000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_i2c_sda_io"
t "std_logic"
posAdd 0
o 29
suid 7,0
)
)
)
*19 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-5375,-14000,-4625"
)
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
)
xt "-13000,-5500,-7000,-4500"
st "hs_i2c_sdc_io"
blo "-13000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_i2c_sdc_io"
t "std_logic"
o 28
suid 8,0
)
)
)
*20 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-77375,-14000,-76625"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
)
xt "-13000,-77500,-8200,-76500"
st "hs_l0cmd_i"
blo "-13000,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_l0cmd_i"
t "std_logic"
prec "-- HSIO IB P1
-----------------------------------
--hs_bco_i          : in     std_logic;"
preAdd 0
o 5
suid 9,0
)
)
)
*21 (CptPort
uid 402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-80375,-14000,-79625"
)
tg (CPTG
uid 404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 405,0
va (VaSet
)
xt "-13000,-80500,-9400,-79500"
st "hs_l1r3_i"
blo "-13000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_l1r3_i"
t "std_logic"
o 6
suid 10,0
)
)
)
*22 (CptPort
uid 406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-31375,-14000,-30625"
)
tg (CPTG
uid 408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 409,0
va (VaSet
)
xt "-13000,-31500,-7400,-30500"
st "hs_reg_ena_i"
blo "-13000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_reg_ena_i"
t "std_logic"
o 12
suid 11,0
)
)
)
*23 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-30375,-14000,-29625"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "-13000,-30500,-7300,-29500"
st "hs_reg_end_i"
blo "-13000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_reg_end_i"
t "std_logic"
o 13
suid 12,0
)
)
)
*24 (CptPort
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-33375,-14000,-32625"
)
tg (CPTG
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 417,0
va (VaSet
)
xt "-13000,-33500,-9400,-32500"
st "hs_rstb_i"
blo "-13000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_rstb_i"
t "std_logic"
o 10
suid 13,0
)
)
)
*25 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-23375,-14000,-22625"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
)
xt "-13000,-23500,-7300,-22500"
st "hs_scan_en_i"
blo "-13000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_scan_en_i"
t "std_logic"
o 16
suid 14,0
)
)
)
*26 (CptPort
uid 422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-22375,-14000,-21625"
)
tg (CPTG
uid 424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 425,0
va (VaSet
)
xt "-13000,-22500,-7900,-21500"
st "hs_sdi_bc_i"
blo "-13000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_sdi_bc_i"
t "std_logic"
o 17
suid 15,0
)
)
)
*27 (CptPort
uid 426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-20375,-14000,-19625"
)
tg (CPTG
uid 428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 429,0
va (VaSet
)
xt "-13000,-20500,-7800,-19500"
st "hs_sdi_clk_i"
blo "-13000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_sdi_clk_i"
t "std_logic"
o 19
suid 16,0
)
)
)
*28 (CptPort
uid 430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 431,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-21375,-14000,-20625"
)
tg (CPTG
uid 432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "-13000,-21500,-7300,-20500"
st "hs_sdo_bc_o"
blo "-13000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hs_sdo_bc_o"
t "std_logic"
o 18
suid 17,0
)
)
)
*29 (CptPort
uid 434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-18375,-14000,-17625"
)
tg (CPTG
uid 436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 437,0
va (VaSet
)
xt "-13000,-18500,-7200,-17500"
st "hs_sdo_clk_o"
blo "-13000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hs_sdo_clk_o"
t "std_logic"
o 20
suid 18,0
)
)
)
*30 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-32375,-14000,-31625"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
)
xt "-13000,-32500,-5400,-31500"
st "hs_shunt_ctl_sw_i"
blo "-13000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_shunt_ctl_sw_i"
t "std_logic"
o 11
suid 19,0
)
)
)
*31 (CptPort
uid 442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-71375,-14000,-70625"
)
tg (CPTG
uid 444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 445,0
va (VaSet
)
xt "-13000,-71500,-9500,-70500"
st "hs_sp0_i"
blo "-13000,-70700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_sp0_i"
t "std_logic"
o 7
suid 20,0
)
)
)
*32 (CptPort
uid 446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-10375,-14000,-9625"
)
tg (CPTG
uid 448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 449,0
va (VaSet
)
xt "-13000,-10500,-7900,-9500"
st "hs_spare1_i"
blo "-13000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_spare1_i"
t "std_logic"
o 23
suid 21,0
)
)
)
*33 (CptPort
uid 450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-9375,-14000,-8625"
)
tg (CPTG
uid 452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 453,0
va (VaSet
)
xt "-13000,-9500,-7900,-8500"
st "hs_spare2_i"
blo "-13000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_spare2_i"
t "std_logic"
o 24
suid 22,0
)
)
)
*34 (CptPort
uid 454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-8375,-14000,-7625"
)
tg (CPTG
uid 456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 457,0
va (VaSet
)
xt "-13000,-8500,-7900,-7500"
st "hs_spare3_i"
blo "-13000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_spare3_i"
t "std_logic"
o 25
suid 23,0
)
)
)
*35 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-7375,-14000,-6625"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "-13000,-7500,-7900,-6500"
st "hs_spare4_i"
blo "-13000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_spare4_i"
t "std_logic"
o 26
suid 24,0
)
)
)
*36 (CptPort
uid 462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-6375,-14000,-5625"
)
tg (CPTG
uid 464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 465,0
va (VaSet
)
xt "-13000,-6500,-7900,-5500"
st "hs_spare5_i"
blo "-13000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_spare5_i"
t "std_logic"
o 27
suid 25,0
)
)
)
*37 (CptPort
uid 466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 467,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-17375,-14000,-16625"
)
tg (CPTG
uid 468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 469,0
va (VaSet
)
xt "-13000,-17500,-9100,-16500"
st "hs_sw1_o"
blo "-13000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hs_sw1_o"
t "std_logic"
posAdd 0
o 21
suid 26,0
)
)
)
*38 (CptPort
uid 470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-29375,-14000,-28625"
)
tg (CPTG
uid 472,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "-13000,-29500,-9300,-28500"
st "hs_term_i"
blo "-13000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "hs_term_i"
t "std_logic"
o 14
suid 27,0
)
)
)
*39 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-66375,31750,-65625"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 477,0
va (VaSet
)
xt "23400,-66500,30000,-65500"
st "hy_data_i : (3:0)"
ju 2
blo "30000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "hy_data_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- 1. HYBRID (all to P3)
-------------------------------------------------------------"
preAdd 0
o 38
suid 28,0
)
)
)
*40 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-67375,31750,-66625"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
)
xt "23100,-67500,30000,-66500"
st "hy_data_o : (3:0)"
ju 2
blo "30000,-66700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hy_data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 40
suid 29,0
)
)
)
*41 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-63375,31750,-62625"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
)
xt "22200,-63500,30000,-62500"
st "hy_dir_dx_o : (3:0)"
ju 2
blo "30000,-62700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hy_dir_dx_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 42
suid 30,0
)
)
)
*42 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-64375,31750,-63625"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "23400,-64500,30000,-63500"
st "hy_xoff_i : (3:0)"
ju 2
blo "30000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "hy_xoff_i"
t "std_logic_vector"
b "(3 downto 0)"
o 39
suid 31,0
)
)
)
*43 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-65375,31750,-64625"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "23100,-65500,30000,-64500"
st "hy_xoff_o : (3:0)"
ju 2
blo "30000,-64700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hy_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
o 41
suid 32,0
)
)
)
*44 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,23625,31750,24375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "26500,23500,30000,24500"
st "sc_abcup"
ju 2
blo "30000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_abcup"
t "std_logic"
eolc "-- ABCUP"
preAdd 0
posAdd 0
o 59
suid 33,0
)
)
)
*45 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-37375,31750,-36625"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "26600,-37500,30000,-36500"
st "sc_datl_i"
ju 2
blo "30000,-36700"
)
)
thePort (LogicalPort
decl (Decl
n "sc_datl_i"
t "std_logic"
eolc "-- BDP10  -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 46
suid 39,0
)
)
)
*46 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-38375,31750,-37625"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
)
xt "26300,-38500,30000,-37500"
st "sc_datl_o"
ju 2
blo "30000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_datl_o"
t "std_logic"
eolc "-- BDP10  -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 47
suid 40,0
)
)
)
*47 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-20375,31750,-19625"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "26500,-20500,30000,-19500"
st "sc_datr_i"
ju 2
blo "30000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "sc_datr_i"
t "std_logic"
eolc "-- BDP13  -- DATA_R2_P___DATA_R_N  *INVERT"
posAdd 0
o 51
suid 41,0
)
)
)
*48 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-21375,31750,-20625"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "26200,-21500,30000,-20500"
st "sc_datr_o"
ju 2
blo "30000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_datr_o"
t "std_logic"
eolc "-- BDP13  -- DATA_R2_P___DATA_R_N  *INVERT"
preAdd 0
posAdd 0
o 52
suid 42,0
)
)
)
*49 (CptPort
uid 514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-30375,31750,-29625"
)
tg (CPTG
uid 516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 517,0
va (VaSet
)
xt "24500,-30500,30000,-29500"
st "sc_dir_dxl_o"
ju 2
blo "30000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_dir_dxl_o"
t "std_logic"
preAdd 0
o 50
suid 43,0
)
)
)
*50 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-13375,31750,-12625"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
)
xt "24400,-13500,30000,-12500"
st "sc_dir_dxr_o"
ju 2
blo "30000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_dir_dxr_o"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 44,0
)
)
)
*51 (CptPort
uid 522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-3375,31750,-2625"
)
tg (CPTG
uid 524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 525,0
va (VaSet
)
xt "24600,-3500,30000,-2500"
st "sc_doutfc1_i"
ju 2
blo "30000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "sc_doutfc1_i"
t "std_logic"
eolc "-- BDP14  -- DATA3_P___FC1_P"
preAdd 0
posAdd 0
o 44
suid 45,0
)
)
)
*52 (CptPort
uid 526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 527,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,5625,31750,6375"
)
tg (CPTG
uid 528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 529,0
va (VaSet
)
xt "24600,5500,30000,6500"
st "sc_doutfc2_i"
ju 2
blo "30000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "sc_doutfc2_i"
t "std_logic"
eolc "-- BDP15  -- XOFF_R3_P___FC2_P"
preAdd 0
posAdd 0
o 45
suid 46,0
)
)
)
*53 (CptPort
uid 530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-55375,31750,-54625"
)
tg (CPTG
uid 532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 533,0
va (VaSet
)
xt "25500,-55500,30000,-54500"
st "sc_fcclk_o"
ju 2
blo "30000,-54700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_fcclk_o"
t "std_logic"
prec "-- 0. ASIC (P3 and P4)
---------------------------------------------------------------

-- P3
-----

--BDP8       : inout std_logic;  -- BDP8   -- XOFF_R0_P"
eolc "-- BDP9   -- DATA_R0_P___FCCLK_N  *INVERT"
preAdd 0
posAdd 0
o 43
suid 47,0
)
)
)
*54 (CptPort
uid 534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,22625,31750,23375"
)
tg (CPTG
uid 536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 537,0
va (VaSet
)
xt "27200,22500,30000,23500"
st "sc_rstb"
ju 2
blo "30000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_rstb"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 58
suid 48,0
)
)
)
*55 (CptPort
uid 538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,28625,31750,29375"
)
tg (CPTG
uid 540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 541,0
va (VaSet
)
xt "23600,28500,30000,29500"
st "sc_scan_enable"
ju 2
blo "30000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_scan_enable"
t "std_logic"
eolc "-- SCAN_ENABLE"
preAdd 0
posAdd 0
o 64
suid 49,0
)
)
)
*56 (CptPort
uid 542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,25625,31750,26375"
)
tg (CPTG
uid 544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 545,0
va (VaSet
)
xt "26200,25500,30000,26500"
st "sc_sdi_bc"
ju 2
blo "30000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_sdi_bc"
t "std_logic"
eolc "-- SDI_BC   --SCN_I_BC"
preAdd 0
posAdd 0
o 61
suid 50,0
)
)
)
*57 (CptPort
uid 546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,27625,31750,28375"
)
tg (CPTG
uid 548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "25600,27500,30000,28500"
st "sc_sdi_clk"
ju 2
blo "30000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_sdi_clk"
t "std_logic"
eolc "-- SDI_CLK  --SCN_I_CK"
preAdd 0
posAdd 0
o 63
suid 51,0
)
)
)
*58 (CptPort
uid 550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,24625,31750,25375"
)
tg (CPTG
uid 552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 553,0
va (VaSet
)
xt "25900,24500,30000,25500"
st "sc_sdo_bc"
ju 2
blo "30000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "sc_sdo_bc"
t "std_logic"
eolc "-- SDO_BC   --SCN_O_BC"
preAdd 0
posAdd 0
o 60
suid 52,0
)
)
)
*59 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,26625,31750,27375"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "25300,26500,30000,27500"
st "sc_sdo_clk"
ju 2
blo "30000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "sc_sdo_clk"
t "std_logic"
eolc "-- SDO_CLK  --SCN_O_CK"
preAdd 0
posAdd 0
o 62
suid 53,0
)
)
)
*60 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,29625,31750,30375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "25300,29500,30000,30500"
st "sc_switch1"
ju 2
blo "30000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "sc_switch1"
t "std_logic"
eolc "-- SWITCH1"
preAdd 0
posAdd 0
o 65
suid 54,0
)
)
)
*61 (CptPort
uid 562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,16625,31750,17375"
)
tg (CPTG
uid 564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "26400,16500,30000,17500"
st "sc_term_i"
ju 2
blo "30000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_term_i"
t "std_logic"
prec "-- P4
-----"
eolc "-- TERM"
preAdd 0
posAdd 0
o 56
suid 55,0
)
)
)
*62 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-31375,31750,-30625"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
)
xt "25700,-31500,30000,-30500"
st "sc_xoffl_i"
ju 2
blo "30000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "sc_xoffl_i"
t "std_logic"
eolc "-- BDP11  -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 48
suid 56,0
)
)
)
*63 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-32375,31750,-31625"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
)
xt "25400,-32500,30000,-31500"
st "sc_xoffl_o"
ju 2
blo "30000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_xoffl_o"
t "std_logic"
eolc "-- BDP11  -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 49
suid 57,0
)
)
)
*64 (CptPort
uid 574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 575,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-14375,31750,-13625"
)
tg (CPTG
uid 576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 577,0
va (VaSet
)
xt "25600,-14500,30000,-13500"
st "sc_xoffr_i"
ju 2
blo "30000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "sc_xoffr_i"
t "std_logic"
eolc "-- BDP12  -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 53
suid 58,0
)
)
)
*65 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-15375,31750,-14625"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
)
xt "25300,-15500,30000,-14500"
st "sc_xoffr_o"
ju 2
blo "30000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_xoffr_o"
t "std_logic"
eolc "-- BDP12  -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 54
suid 59,0
)
)
)
*66 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-82375,31750,-81625"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 585,0
va (VaSet
)
xt "26200,-82500,30000,-81500"
st "sh_bco_o"
ju 2
blo "30000,-81700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_bco_o"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 34
suid 60,0
)
)
)
*67 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-79375,31750,-78625"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "26400,-79500,30000,-78500"
st "sh_drc_o"
ju 2
blo "30000,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_drc_o"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 35
suid 61,0
)
)
)
*68 (CptPort
uid 590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-76375,31750,-75625"
)
tg (CPTG
uid 592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 593,0
va (VaSet
)
xt "24900,-76500,30000,-75500"
st "sh_l0com_o"
ju 2
blo "30000,-75700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_l0com_o"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 36
suid 62,0
)
)
)
*69 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-73375,31750,-72625"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 597,0
va (VaSet
)
xt "26100,-73500,30000,-72500"
st "sh_l1r3_o"
ju 2
blo "30000,-72700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_l1r3_o"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 37
suid 63,0
)
)
)
*70 (CptPort
uid 598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-85375,31750,-84625"
)
tg (CPTG
uid 600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 601,0
va (VaSet
)
xt "22700,-85500,30000,-84500"
st "sh_reg_en_ana_o"
ju 2
blo "30000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_reg_en_ana_o"
t "std_logic"
eolc "-- REG_EN_A"
preAdd 0
posAdd 0
o 32
suid 64,0
)
)
)
*71 (CptPort
uid 602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-86375,31750,-85625"
)
tg (CPTG
uid 604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 605,0
va (VaSet
)
xt "22800,-86500,30000,-85500"
st "sh_reg_en_dig_o"
ju 2
blo "30000,-85700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_reg_en_dig_o"
t "std_logic"
eolc "-- REG_EN_D"
preAdd 0
posAdd 0
o 33
suid 65,0
)
)
)
*72 (CptPort
uid 606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,-87375,31750,-86625"
)
tg (CPTG
uid 608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 609,0
va (VaSet
)
xt "24100,-87500,30000,-86500"
st "sh_shuntctl_o"
ju 2
blo "30000,-86700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sh_shuntctl_o"
t "std_logic"
prec "-- COMMON(all to P3)
-------------------------------------------------------------"
eolc "-- SHUNT_CTL_SW, becomes SHUNTCTL"
preAdd 0
posAdd 0
o 31
suid 66,0
)
)
)
*73 (CptPort
uid 610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,19625,31750,20375"
)
tg (CPTG
uid 612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 613,0
va (VaSet
)
xt "23100,19500,30000,20500"
st "sc_addr_o : (4:0)"
ju 2
blo "30000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_addr_o"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
posAdd 0
o 57
suid 75,0
)
)
)
*74 (CptPort
uid 623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-87375,-14000,-86625"
)
tg (CPTG
uid 625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 626,0
va (VaSet
)
xt "-13000,-87500,-12000,-86500"
st "clk"
blo "-13000,-86700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 76,0
)
)
)
*75 (CptPort
uid 627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-85375,-14000,-84625"
)
tg (CPTG
uid 629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
)
xt "-13000,-85500,-10500,-84500"
st "clk160"
blo "-13000,-84700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 3
suid 77,0
)
)
)
*76 (CptPort
uid 631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-86375,-14000,-85625"
)
tg (CPTG
uid 633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 634,0
va (VaSet
)
xt "-13000,-86500,-11000,-85500"
st "clk80"
blo "-13000,-85700"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 2
suid 78,0
)
)
)
*77 (CptPort
uid 635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,-84375,-14000,-83625"
)
tg (CPTG
uid 637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "-13000,-84500,-12000,-83500"
st "rst"
blo "-13000,-83700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 4
suid 79,0
)
)
)
]
shape (Rectangle
uid 615,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-14000,-89000,31000,32000"
)
oxt "15000,-81000,60000,40000"
ttg (MlTextGroup
uid 616,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 617,0
va (VaSet
font "helvetica,8,1"
)
xt "-8100,29000,-1900,30000"
st "abc130_driver"
blo "-8100,29800"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 618,0
va (VaSet
font "helvetica,8,1"
)
xt "-8100,30000,-2900,31000"
st "driver_main"
blo "-8100,30800"
tm "CptNameMgr"
)
*80 (Text
uid 619,0
va (VaSet
font "helvetica,8,1"
)
xt "-8100,31000,-6500,32000"
st "U_0"
blo "-8100,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 620,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 621,0
text (MLText
uid 622,0
va (VaSet
)
xt "-65000,-82000,-65000,-82000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*81 (Net
uid 639,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 640,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*82 (Net
uid 647,0
decl (Decl
n "clk160"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 648,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*83 (Net
uid 655,0
decl (Decl
n "clk80"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 656,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*84 (Net
uid 663,0
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 664,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*85 (Wire
uid 641,0
shape (OrthoPolyLine
uid 642,0
va (VaSet
vasetType 3
)
xt "-20000,-87000,-14750,-87000"
pts [
"-20000,-87000"
"-14750,-87000"
]
)
end &74
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
)
xt "-19000,-88000,-18000,-87000"
st "clk"
blo "-19000,-87200"
tm "WireNameMgr"
)
)
on &81
)
*86 (Wire
uid 649,0
shape (OrthoPolyLine
uid 650,0
va (VaSet
vasetType 3
)
xt "-20000,-85000,-14750,-85000"
pts [
"-20000,-85000"
"-14750,-85000"
]
)
end &75
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
)
xt "-19000,-86000,-16500,-85000"
st "clk160"
blo "-19000,-85200"
tm "WireNameMgr"
)
)
on &82
)
*87 (Wire
uid 657,0
shape (OrthoPolyLine
uid 658,0
va (VaSet
vasetType 3
)
xt "-20000,-86000,-14750,-86000"
pts [
"-20000,-86000"
"-14750,-86000"
]
)
end &76
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 662,0
va (VaSet
)
xt "-19000,-87000,-17000,-86000"
st "clk80"
blo "-19000,-86200"
tm "WireNameMgr"
)
)
on &83
)
*88 (Wire
uid 665,0
shape (OrthoPolyLine
uid 666,0
va (VaSet
vasetType 3
)
xt "-20000,-84000,-14750,-84000"
pts [
"-20000,-84000"
"-14750,-84000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
)
xt "-19000,-85000,-18000,-84000"
st "rst"
blo "-19000,-84200"
tm "WireNameMgr"
)
)
on &84
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *89 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "13000,45100,19500,46000"
st "Package List"
blo "13000,45800"
)
*91 (MLText
uid 44,0
va (VaSet
)
xt "13000,46000,25100,50000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*93 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*94 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*95 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*96 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*97 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*98 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1204"
viewArea "-67075,-91156,127188,53734"
cachedDiagramExtent "-20400,-89000,69000,51000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 678,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*100 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*101 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*103 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*104 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*106 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*107 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*109 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*110 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*112 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*113 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*115 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*117 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*119 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,7000,5500,8000"
st "Declarations"
blo "0,7800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,8000,2400,9000"
st "Ports:"
blo "0,8800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,7000,3700,8000"
st "Pre User:"
blo "0,7800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,7000,0,7000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,8000,7200,9000"
st "Diagram Signals:"
blo "0,8800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,7000,4700,8000"
st "Post User:"
blo "0,7800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,7000,0,7000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 4,0
usingSuid 1
emptyRow *120 (LEmptyRow
)
uid 54,0
optionalChildren [
*121 (RefLabelRowHdr
)
*122 (TitleRowHdr
)
*123 (FilterRowHdr
)
*124 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*125 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*126 (GroupColHdr
tm "GroupColHdrMgr"
)
*127 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*128 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*129 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*130 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*131 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*132 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 671,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 2
suid 2,0
)
)
uid 673,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_logic"
o 3
suid 3,0
)
)
uid 675,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 4
suid 4,0
)
)
uid 677,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*137 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *138 (MRCItem
litem &120
pos 4
dimension 20
)
uid 69,0
optionalChildren [
*139 (MRCItem
litem &121
pos 0
dimension 20
uid 70,0
)
*140 (MRCItem
litem &122
pos 1
dimension 23
uid 71,0
)
*141 (MRCItem
litem &123
pos 2
hidden 1
dimension 20
uid 72,0
)
*142 (MRCItem
litem &133
pos 0
dimension 20
uid 672,0
)
*143 (MRCItem
litem &134
pos 1
dimension 20
uid 674,0
)
*144 (MRCItem
litem &135
pos 2
dimension 20
uid 676,0
)
*145 (MRCItem
litem &136
pos 3
dimension 20
uid 678,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*146 (MRCItem
litem &124
pos 0
dimension 20
uid 74,0
)
*147 (MRCItem
litem &126
pos 1
dimension 50
uid 75,0
)
*148 (MRCItem
litem &127
pos 2
dimension 100
uid 76,0
)
*149 (MRCItem
litem &128
pos 3
dimension 50
uid 77,0
)
*150 (MRCItem
litem &129
pos 4
dimension 100
uid 78,0
)
*151 (MRCItem
litem &130
pos 5
dimension 100
uid 79,0
)
*152 (MRCItem
litem &131
pos 6
dimension 50
uid 80,0
)
*153 (MRCItem
litem &132
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *154 (LEmptyRow
)
uid 83,0
optionalChildren [
*155 (RefLabelRowHdr
)
*156 (TitleRowHdr
)
*157 (FilterRowHdr
)
*158 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*159 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*160 (GroupColHdr
tm "GroupColHdrMgr"
)
*161 (NameColHdr
tm "GenericNameColHdrMgr"
)
*162 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*163 (InitColHdr
tm "GenericValueColHdrMgr"
)
*164 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*165 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*166 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *167 (MRCItem
litem &154
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*168 (MRCItem
litem &155
pos 0
dimension 20
uid 98,0
)
*169 (MRCItem
litem &156
pos 1
dimension 23
uid 99,0
)
*170 (MRCItem
litem &157
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*171 (MRCItem
litem &158
pos 0
dimension 20
uid 102,0
)
*172 (MRCItem
litem &160
pos 1
dimension 50
uid 103,0
)
*173 (MRCItem
litem &161
pos 2
dimension 100
uid 104,0
)
*174 (MRCItem
litem &162
pos 3
dimension 100
uid 105,0
)
*175 (MRCItem
litem &163
pos 4
dimension 50
uid 106,0
)
*176 (MRCItem
litem &164
pos 5
dimension 50
uid 107,0
)
*177 (MRCItem
litem &165
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
