

================================================================
== Vivado HLS Report for 'Resize'
================================================================
* Date:           Tue Aug 18 10:31:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Final_Processing
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 9.284 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       50|  2139186| 0.555 us | 23.745 ms |   50|  2139186|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+---------+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max    | min |   max   |   Type  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+---------+---------+
        |grp_Resize_opr_linear_fu_166  |Resize_opr_linear  |       49|  2139185| 0.544 us | 23.745 ms |   49|  2139185|   none  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     16|    8252|   6873|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     16|    8303|   6980|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      7|       7|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |grp_Resize_opr_linear_fu_166  |Resize_opr_linear  |        2|     16|  8252|  6873|    0|
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |Total                         |                   |        2|     16|  8252|  6873|    0|
    +------------------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |p_dst_cols_V_blk_n         |   9|          2|    1|          2|
    |p_dst_cols_V_out_blk_n     |   9|          2|    1|          2|
    |p_dst_data_stream_V_write  |   9|          2|    1|          2|
    |p_dst_rows_V_blk_n         |   9|          2|    1|          2|
    |p_dst_rows_V_out_blk_n     |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_read   |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 105|         23|   11|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |grp_Resize_opr_linear_fu_166_ap_start_reg  |   1|   0|    1|          0|
    |p_dst_cols_V_read_reg_195                  |  12|   0|   12|          0|
    |p_dst_rows_V_read_reg_190                  |  11|   0|   11|          0|
    |sext_ln2477_1_reg_205                      |  12|   0|   12|          0|
    |sext_ln2477_reg_200                        |  11|   0|   11|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  51|   0|   51|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Resize       | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Resize       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Resize       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Resize       | return value |
|start_out                    | out |    1| ap_ctrl_hs |        Resize       | return value |
|start_write                  | out |    1| ap_ctrl_hs |        Resize       | return value |
|p_src_rows_V_dout            |  in |    9|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   10|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_rows_V_dout            |  in |   11|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_rows_V_read            | out |    1|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_cols_V_dout            |  in |   12|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_cols_V_read            | out |    1|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_rows_V_out_din         | out |   11|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_rows_V_out_full_n      |  in |    1|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_rows_V_out_write       | out |    1|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_cols_V_out_din         | out |   12|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
|p_dst_cols_V_out_full_n      |  in |    1|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
|p_dst_cols_V_out_write       | out |    1|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

