/** \file dnx_data_max_sch.h
 * 
 * MODULE DATA MAX - 
 * Maintain max value (of all devices) per define
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifndef _DNX_DATA_MAX_SCH_H_
/*{*/
#define _DNX_DATA_MAX_SCH_H_
/*
 * INCLUDE FILES:
 * {
 */
/*
 * }
 */

/*!
* \brief This file is only used by DNX (JR2 family). Including it by
* software that is not specific to DNX is an error.
*/
#ifndef BCM_DNX_SUPPORT
#error "This file is for use by DNX (JR2) family only!"
#endif

/*
 * MAX DEFINES:
 * {
 */
/**
 * \brief
 * Number of slow profiles
 */
#define DNX_DATA_MAX_SCH_GENERAL_NOF_SLOW_PROFILES (2)

/**
 * \brief
 * Number of slow levels
 */
#define DNX_DATA_MAX_SCH_GENERAL_NOF_SLOW_LEVELS (8)

/**
 * \brief
 * Number of of cycles between credit tokens of the same flow
 */
#define DNX_DATA_MAX_SCH_GENERAL_CYCLES_PER_CREDIT_TOKEN (12)

/**
 * \brief
 * Number of FMQ class
 */
#define DNX_DATA_MAX_SCH_GENERAL_NOF_FMQ_CLASS (4)

/**
 * \brief
 * Minimal port priority supporting tcg
 */
#define DNX_DATA_MAX_SCH_PS_MIN_PRIORITY_FOR_TCG (4)

/**
 * \brief
 * Maximal number of TCGs in a port scheduler
 */
#define DNX_DATA_MAX_SCH_PS_MAX_NOF_TCG (8)

/**
 * \brief
 * Number of HRs in port scheduler
 */
#define DNX_DATA_MAX_SCH_PS_NOF_HRS_IN_PS (8)

/**
 * \brief
 * Maximal TCG EIR weight
 */
#define DNX_DATA_MAX_SCH_PS_MAX_TCG_WEIGHT (1023)

/**
 * \brief
 * Access period of TC/TCG calendars
 */
#define DNX_DATA_MAX_SCH_PS_TC_TCG_CALENDAR_ACCESS_PERIOD (3)

/**
 * \brief
 * Maximal burst of TC/TCG port shapers
 */
#define DNX_DATA_MAX_SCH_PS_MAX_BURST   (32767)

/**
 * \brief
 * Number of HR elements per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_HR    (512)

/**
 * \brief
 * Number of CL elements per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_CL    (8192)

/**
 * \brief
 * HR id of first ERP HR
 */
#define DNX_DATA_MAX_SCH_FLOW_ERP_HR    (504)

/**
 * \brief
 * reserved HR allocated for returned credits in LAG scheduling
 */
#define DNX_DATA_MAX_SCH_FLOW_RESERVED_HR (503)

/**
 * \brief
 * Number of scheduling elements per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_SE    (32768)

/**
 * \brief
 * Maximal Scheduling element id
 */
#define DNX_DATA_MAX_SCH_FLOW_MAX_SE    (32767)

/**
 * \brief
 * Number of flows per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_FLOWS (98304)

/**
 * \brief
 * Maximal flow id
 */
#define DNX_DATA_MAX_SCH_FLOW_MAX_FLOW  (98303)

/**
 * \brief
 * Number of flows in a region
 */
#define DNX_DATA_MAX_SCH_FLOW_REGION_SIZE (1024)

/**
 * \brief
 * Number of regions in a core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_REGIONS (96)

/**
 * \brief
 * First HR region
 */
#define DNX_DATA_MAX_SCH_FLOW_FIRST_HR_REGION (94)

/**
 * \brief
 * Number of hr regions in a core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_HR_REGIONS (2)

/**
 * \brief
 * Number of connectors-only regions per core
 */
#define DNX_DATA_MAX_SCH_FLOW_NOF_CONNECTORS_ONLY_REGIONS (64)

/**
 * \brief
 * Flow ID of first scheduling element
 */
#define DNX_DATA_MAX_SCH_FLOW_FIRST_SE_FLOW_ID (65536)

/**
 * \brief
 * mask for flows in region
 */
#define DNX_DATA_MAX_SCH_FLOW_FLOW_IN_REGION_MASK (1023)

/**
 * \brief
 * min hr se id
 */
#define DNX_DATA_MAX_SCH_FLOW_HR_SE_ID_MIN (15872)

/**
 * \brief
 * max hr se id
 */
#define DNX_DATA_MAX_SCH_FLOW_HR_SE_ID_MAX (16383)

/**
 * \brief
 * SE ID of default credit source. used to mark unattached flow
 */
#define DNX_DATA_MAX_SCH_FLOW_DEFAULT_CREDIT_SOURCE_SE_ID (32256)

/**
 * \brief
 * minimal number of connectors in bundle
 */
#define DNX_DATA_MAX_SCH_FLOW_MIN_CONNECTOR_BUNDLE_SIZE (4)

/**
 * \brief
 * first connector index in an interdigitated flow
 */
#define DNX_DATA_MAX_SCH_FLOW_CONN_IDX_INTERDIG_FLOW (2)

/**
 * \brief
 * default parameter of credit source COS. Used for FQ
 */
#define DNX_DATA_MAX_SCH_SE_DEFAULT_COS (252)

/**
 * \brief
 * number of colors (groups)
 */
#define DNX_DATA_MAX_SCH_SE_NOF_COLOR_GROUP (3)

/**
 * \brief
 * maximal weight in HR WFQ
 */
#define DNX_DATA_MAX_SCH_SE_MAX_HR_WEIGHT (4096)

/**
 * \brief
 * number of profiles for CL class
 */
#define DNX_DATA_MAX_SCH_SE_CL_CLASS_PROFILE_NOF (256)

/**
 * \brief
 * Number of big calendars per core
 */
#define DNX_DATA_MAX_SCH_INTERFACE_NOF_BIG_CALENDARS (8)

/**
 * \brief
 * Size of big calendar
 */
#define DNX_DATA_MAX_SCH_INTERFACE_BIG_CALENDAR_SIZE (1024)

/**
 * \brief
 * Number of sch interfaces per core
 */
#define DNX_DATA_MAX_SCH_INTERFACE_NOF_SCH_INTERFACES (64)

/**
 * \brief
 * Resolution of interface calendar processing speed
 */
#define DNX_DATA_MAX_SCH_INTERFACE_CAL_SPEED_RESOLUTION (128)

/**
 * \brief
 * Resolution of interface shaper
 */
#define DNX_DATA_MAX_SCH_INTERFACE_SHAPER_RESOLUTION (4)

/**
 * \brief
 * resolution of DRM rate
 */
#define DNX_DATA_MAX_SCH_DEVICE_DRM_RESOLUTION (128)

/**
 * \brief
 * 2 SE aggregate tag
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_AGGREGATE_SE_2 (2)

/**
 * \brief
 * 4 SE aggregate tag
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_AGGREGATE_SE_4 (4)

/**
 * \brief
 * 8 SE aggregate tag
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_AGGREGATE_SE_8 (8)

/**
 * \brief
 * max tag value for shared shaper
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_SHARED_SHAPER_MAX_TAG_VALUE (8)

/**
 * \brief
 * tag size for SE aggregate
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_SIZE_AGGREGATE_SE (8)

/**
 * \brief
 * tag size for connectors - modid
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TAG_SIZE_CON (8)

/**
 * \brief
 * searching start of the contiguous region
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TYPE_CON_REG_START (0)

/**
 * \brief
 * searching end of the contiguous region
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TYPE_CON_REG_END (63)

/**
 * \brief
 * earching start of the HR region
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_TYPE_HR_REG_START (94)

/**
 * \brief
 * invalid flow define
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_ALLOC_INVALID_FLOW (0)

/**
 * \brief
 * max number of flows to deallocate
 */
#define DNX_DATA_MAX_SCH_SCH_ALLOC_DEALLOC_FLOW_IDS (16)

/**
 * \brief
 * size of group of sched elements sharing the same HW field 
 */
#define DNX_DATA_MAX_SCH_DBAL_SCHEDULER_ENABLE_GROUPING_FACTOR (8)

/**
 * \brief
 * DBAL multiplication factor
 */
#define DNX_DATA_MAX_SCH_DBAL_SCHEDULER_ENABLE_DBAL_MULT_FACTOR (255)

/**
 * \brief
 * size in bits of key in scheduler enable DBAL table
 */
#define DNX_DATA_MAX_SCH_DBAL_SCHEDULER_ENABLE_KEY_SIZE (12)

/**
 * \brief
 * size in bits of half flow id
 */
#define DNX_DATA_MAX_SCH_DBAL_FLOW_ID_PAIR_KEY_SIZE (16)

/**
 * \brief
 * max value of half flow id
 */
#define DNX_DATA_MAX_SCH_DBAL_FLOW_ID_PAIR_MAX (49151)

/**
 * \brief
 * Number of bits in flow id
 */
#define DNX_DATA_MAX_SCH_DBAL_FLOW_BITS (17)

/**
 * \brief
 * Number of bits in Scheduling element id
 */
#define DNX_DATA_MAX_SCH_DBAL_SE_BITS   (15)

/**
 * \brief
 * Number of bits in CL id
 */
#define DNX_DATA_MAX_SCH_DBAL_CL_BITS   (13)

/**
 * \brief
 * Number of bits in HR id
 */
#define DNX_DATA_MAX_SCH_DBAL_HR_BITS   (9)

/**
 * \brief
 * Number of bits in PS id
 */
#define DNX_DATA_MAX_SCH_DBAL_PS_BITS   (6)

/**
 * \brief
 * Number of bits in interface id
 */
#define DNX_DATA_MAX_SCH_DBAL_INTERFACE_BITS (6)

/*
 * }
 */

/*}*/
#endif /*_DNX_DATA_MAX_SCH_H_*/
/* *INDENT-ON* */
