#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000200dc25da70 .scope module, "ram_tb" "ram_tb" 2 1;
 .timescale 0 0;
P_00000200dc257030 .param/l "ADDRESS_BITS" 0 2 3, +C4<00000000000000000000000000000111>;
P_00000200dc257068 .param/l "BITS_PER_WORD" 0 2 2, +C4<00000000000000000000000000100000>;
v00000200dc503820_0 .var "address", 6 0;
v00000200dc5038c0_0 .var "clk", 0 0;
v00000200dc503960_0 .var "in", 31 0;
v00000200dc503a00_0 .net "out", 31 0, v00000200dc503640_0;  1 drivers
v00000200dc503aa0_0 .var "reset", 0 0;
v00000200dc503b40_0 .var "write_RAM", 0 0;
S_00000200dc25dc00 .scope module, "uut" "ram" 2 12, 3 1 0, S_00000200dc25da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_RAM";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 32 "in";
    .port_info 5 /OUTPUT 32 "out";
P_00000200dc257230 .param/l "ADDRESS_BITS" 0 3 3, +C4<00000000000000000000000000000111>;
P_00000200dc257268 .param/l "BITS_PER_WORD" 0 3 2, +C4<00000000000000000000000000100000>;
v00000200dc256ea0_0 .net "address", 6 0, v00000200dc503820_0;  1 drivers
v00000200dc25bef0_0 .net "clk", 0 0, v00000200dc5038c0_0;  1 drivers
v00000200dc25dd90_0 .var/i "i", 31 0;
v00000200dc25de30_0 .net "in", 31 0, v00000200dc503960_0;  1 drivers
v00000200dc5035a0 .array "memory", 0 127, 31 0;
v00000200dc503640_0 .var "out", 31 0;
v00000200dc5036e0_0 .net "reset", 0 0, v00000200dc503aa0_0;  1 drivers
v00000200dc503780_0 .net "write_RAM", 0 0, v00000200dc503b40_0;  1 drivers
E_00000200dc506690 .event posedge, v00000200dc25bef0_0;
    .scope S_00000200dc25dc00;
T_0 ;
    %wait E_00000200dc506690;
    %load/vec4 v00000200dc5036e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200dc25dd90_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000200dc25dd90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200dc25dd90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200dc5035a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000200dc25dd90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000200dc25dd90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000200dc503640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000200dc503780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000200dc25de30_0;
    %load/vec4 v00000200dc256ea0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200dc5035a0, 0, 4;
T_0.4 ;
    %load/vec4 v00000200dc256ea0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000200dc5035a0, 4;
    %assign/vec4 v00000200dc503640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000200dc25da70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200dc5038c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000200dc25da70;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000200dc5038c0_0;
    %inv;
    %store/vec4 v00000200dc5038c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000200dc25da70;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000200dc25da70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200dc503b40_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000200dc503820_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200dc503960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200dc503aa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200dc503b40_0, 0, 1;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000200dc503820_0, 0, 7;
    %pushi/vec4 44, 0, 32;
    %store/vec4 v00000200dc503960_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200dc503b40_0, 0, 1;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000200dc503820_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200dc503960_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200dc503b40_0, 0, 1;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000200dc503820_0, 0, 7;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000200dc503960_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200dc503b40_0, 0, 1;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000200dc503820_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200dc503960_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200dc503aa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200dc503aa0_0, 0, 1;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000200dc503820_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200dc503960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/ram_tb.v";
    "src/ram.v";
