# FIFO-First-In-First-Out-Module-with-Synchronization
This project implements a FIFO (First In, First Out) module in Verilog
