```verilog
module top_module(
    input a,
    input b,
    input c,
    output out
);

assign out = 1'b1; // The function is always 1 regardless of the inputs.

endmodule
```