============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/bin/td
   Built by =   omkar
   Built at =   2020, Mar 27
   Run by =     omkar
   Run Date =   Tue Feb  2 21:38:33 2021

   Run on =     omkar
============================================================
RUN-1002 : start command "open_project vga_test_pattern.al"
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: syntax error near 'vga_sync_pulse' in ../src/vga_test_pattern_top.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(117)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: syntax error near 'vga_sync_pulse' in ../src/vga_test_pattern_top.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(117)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: syntax error near 'vga_sync_pulse' in ../src/vga_test_pattern_top.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(117)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'o_VGA_CLK' is not permitted in ../src/vga_test_pattern_top.v(105)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(120)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'o_VGA_CLK' is not permitted in ../src/vga_test_pattern_top.v(105)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: syntax error near ';' in ../src/vga_test_pattern_top.v(30)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
GUI-8402 ERROR: Find error at 'DRIVESTRENGTH = 20'.
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(175)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: 'p_clk' is not declared in ../src/vga_test_pattern_top.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(121)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(175)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 3 for port 'i_pattern' in ../src/vga_test_pattern_top.v(79)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-5007 WARNING: 'o_VGA_CLK' should be on the sensitivity list in ../src/vga_test_pattern_top.v(105)
HDL-5007 WARNING: net 'i_pattern' does not have a driver in ../src/vga_test_pattern_top.v(79)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
USR-6010 WARNING: ADC constraints: pin o_VGA_CLK has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "vga_test_pattern_top" / net "i_pattern" in ../src/vga_test_pattern_top.v(79)
SYN-5014 WARNING: the net's pin: pin "i_pattern[0]" in ../src/vga_test_pattern_top.v(76)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 6 instances.
SYN-5033 WARNING: The model (vga_test_pattern_top) has (1) stable comb insts loops, print one loop:
		<Inst: u1> <Inpin: u1.I> <Outpin: u1.O>   // ../src/vga_test_pattern_top.v(105)
		<Net: o_VGA_CLK>   // ../src/vga_test_pattern_top.v(30)

SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 169 better
SYN-1014 : Optimize round 2
SYN-1032 : 133/170 useful/useless nets, 96/63 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg0_b0
SYN-1002 :     i4/reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 125 better
SYN-1014 : Optimize round 3
SYN-1032 : 130/0 useful/useless nets, 93/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           54
  #and                  2
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 46
  #LATCH                0
#MACRO_ADD             10
#MACRO_EQ               4
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |8      |46     |15     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 141/0 useful/useless nets, 105/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 197/0 useful/useless nets, 161/0 useful/useless insts
SYN-2501 : Optimize round 1, 40 better
SYN-2501 : Optimize round 2
SYN-1032 : 197/0 useful/useless nets, 161/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 307/0 useful/useless nets, 271/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 37 (3.65), #lev = 2 (1.69)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 88 instances into 38 LUTs, name keeping = 71%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 253/0 useful/useless nets, 217/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 44 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 72 adder to BLE ...
SYN-4008 : Packed 72 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 38 LUT to BLE ...
SYN-4008 : Packed 38 LUT and 20 SEQ to BLE.
SYN-4003 : Packing 22 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (22 nodes)...
SYN-4004 : #1: Packed 9 SEQ (53 nodes)...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 13 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 51/118 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   44   out of  19600    0.22%
#le                   147
  #lut only           103   out of    147   70.07%
  #reg only            13   out of    147    8.84%
  #lut&reg             31   out of    147   21.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |147   |134   |44    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'o_VGA_CLK' already exists. Use 'o_VGA_CLK_keep' instead.
SYN-4016 : Net pclk driven by BUFG (28 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 93 instances
RUN-1001 : 38 mslices, 37 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 162 nets
RUN-1001 : 103 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 91 instances, 75 slices, 10 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 532, tnet num: 160, tinst num: 91, tnode num: 635, tedge num: 861.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 160 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 56 clock pins, and constraint 103 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025765s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (155.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45675
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 38230.9, overlap = 0
PHY-3002 : Step(2): len = 31349, overlap = 0
PHY-3002 : Step(3): len = 26094.6, overlap = 0
PHY-3002 : Step(4): len = 23006.9, overlap = 0
PHY-3002 : Step(5): len = 19773.6, overlap = 0
PHY-3002 : Step(6): len = 16478.4, overlap = 0
PHY-3002 : Step(7): len = 13981.7, overlap = 0
PHY-3002 : Step(8): len = 12740.2, overlap = 0
PHY-3002 : Step(9): len = 10418.6, overlap = 0
PHY-3002 : Step(10): len = 9142.3, overlap = 0
PHY-3002 : Step(11): len = 8053.9, overlap = 0
PHY-3002 : Step(12): len = 6837.3, overlap = 0
PHY-3002 : Step(13): len = 5986.1, overlap = 0
PHY-3002 : Step(14): len = 4986.9, overlap = 0
PHY-3002 : Step(15): len = 4305.3, overlap = 0
PHY-3002 : Step(16): len = 4123.5, overlap = 0
PHY-3002 : Step(17): len = 3987.4, overlap = 0
PHY-3002 : Step(18): len = 3783.2, overlap = 0
PHY-3002 : Step(19): len = 3760.9, overlap = 0
PHY-3002 : Step(20): len = 3430.7, overlap = 0
PHY-3002 : Step(21): len = 3162, overlap = 0
PHY-3002 : Step(22): len = 2936.8, overlap = 0
PHY-3002 : Step(23): len = 2820.8, overlap = 0
PHY-3002 : Step(24): len = 2636, overlap = 0
PHY-3002 : Step(25): len = 2591.4, overlap = 0
PHY-3002 : Step(26): len = 2367.2, overlap = 0
PHY-3002 : Step(27): len = 2337.8, overlap = 0
PHY-3002 : Step(28): len = 2218.7, overlap = 0
PHY-3002 : Step(29): len = 2192.6, overlap = 0
PHY-3002 : Step(30): len = 2122.3, overlap = 0
PHY-3002 : Step(31): len = 2054.3, overlap = 0
PHY-3002 : Step(32): len = 2039.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009575s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (104.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 2022.9, overlap = 1.75
PHY-3002 : Step(34): len = 2027.1, overlap = 1.75
PHY-3002 : Step(35): len = 2029.6, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.12014e-05
PHY-3002 : Step(36): len = 2002.3, overlap = 3
PHY-3002 : Step(37): len = 2004.8, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.24028e-05
PHY-3002 : Step(38): len = 2095.4, overlap = 2.5
PHY-3002 : Step(39): len = 2123, overlap = 2.5
PHY-3002 : Step(40): len = 2096.9, overlap = 2.75
PHY-3002 : Step(41): len = 2146, overlap = 2.5
PHY-3002 : Step(42): len = 2203, overlap = 2.25
PHY-3002 : Step(43): len = 2195.2, overlap = 2.25
PHY-3002 : Step(44): len = 2201.3, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124806
PHY-3002 : Step(45): len = 2175.1, overlap = 2
PHY-3002 : Step(46): len = 2178, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014543s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (137.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0148504
PHY-3002 : Step(47): len = 3687.2, overlap = 0.25
PHY-3002 : Step(48): len = 3387.6, overlap = 1.25
PHY-3002 : Step(49): len = 3256, overlap = 1.75
PHY-3002 : Step(50): len = 3198.2, overlap = 1.75
PHY-3002 : Step(51): len = 3100.7, overlap = 1.75
PHY-3002 : Step(52): len = 3092.9, overlap = 2
PHY-3002 : Step(53): len = 3048.4, overlap = 2.25
PHY-3002 : Step(54): len = 3025.6, overlap = 2.25
PHY-3002 : Step(55): len = 3008.9, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0297007
PHY-3002 : Step(56): len = 2987.3, overlap = 2.25
PHY-3002 : Step(57): len = 2987.3, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.053271
PHY-3002 : Step(58): len = 2988.6, overlap = 2.5
PHY-3002 : Step(59): len = 2983.6, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012962s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (154.3%)

PHY-3001 : Legalized: Len = 3591, Over = 0
PHY-3001 : Final: Len = 3591, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4360, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015645s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (127.8%)

RUN-1003 : finish command "place" in  1.278224s wall, 1.770000s user + 0.390000s system = 2.160000s CPU (169.0%)

RUN-1004 : used memory is 61 MB, reserved memory is 79 MB, peak memory is 79 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 77
PHY-1001 : Pin misalignment score is improved from 77 to 77
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 93 instances
RUN-1001 : 38 mslices, 37 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 162 nets
RUN-1001 : 103 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4360, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015267s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (131.0%)

PHY-1001 : End global routing;  0.183850s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (108.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
GUI-5004 WARNING: o_VGA_CLK has not been assigned location ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022393s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (134.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 8880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 8880
PHY-1001 : End Routed; 0.094885s wall, 0.140000s user + 0.010000s system = 0.150000s CPU (158.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.097853s wall, 12.750000s user + 0.140000s system = 12.890000s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.468352s wall, 13.160000s user + 0.140000s system = 13.300000s CPU (106.7%)

RUN-1004 : used memory is 147 MB, reserved memory is 441 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   44   out of  19600    0.22%
#le                   147
  #lut only           103   out of    147   70.07%
  #reg only            13   out of    147    8.84%
  #lut&reg             31   out of    147   21.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   12   out of    188    6.38%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 93
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 162, pip num: 1057
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 135 valid insts, and 3719 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.173493s wall, 2.050000s user + 0.000000s system = 2.050000s CPU (174.7%)

RUN-1004 : used memory is 147 MB, reserved memory is 441 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 3 for port 'i_pattern' in ../src/vga_test_pattern_top.v(79)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-5007 WARNING: 'o_VGA_CLK' should be on the sensitivity list in ../src/vga_test_pattern_top.v(105)
HDL-5007 WARNING: net 'i_pattern' does not have a driver in ../src/vga_test_pattern_top.v(79)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "vga_test_pattern_top" / net "i_pattern" in ../src/vga_test_pattern_top.v(79)
SYN-5014 WARNING: the net's pin: pin "i_pattern[0]" in ../src/vga_test_pattern_top.v(76)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 6 instances.
SYN-5033 WARNING: The model (vga_test_pattern_top) has (1) stable comb insts loops, print one loop:
		<Inst: u1> <Inpin: u1.I> <Outpin: u1.O>   // ../src/vga_test_pattern_top.v(105)
		<Net: o_VGA_CLK>   // ../src/vga_test_pattern_top.v(30)

SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 169 better
SYN-1014 : Optimize round 2
SYN-1032 : 133/170 useful/useless nets, 96/63 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg0_b0
SYN-1002 :     i4/reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 125 better
SYN-1014 : Optimize round 3
SYN-1032 : 130/0 useful/useless nets, 93/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           54
  #and                  2
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 46
  #LATCH                0
#MACRO_ADD             10
#MACRO_EQ               4
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |8      |46     |15     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 141/0 useful/useless nets, 105/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 197/0 useful/useless nets, 161/0 useful/useless insts
SYN-2501 : Optimize round 1, 40 better
SYN-2501 : Optimize round 2
SYN-1032 : 197/0 useful/useless nets, 161/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 307/0 useful/useless nets, 271/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 37 (3.65), #lev = 2 (1.69)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 88 instances into 38 LUTs, name keeping = 71%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 253/0 useful/useless nets, 217/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 44 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 72 adder to BLE ...
SYN-4008 : Packed 72 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 38 LUT to BLE ...
SYN-4008 : Packed 38 LUT and 20 SEQ to BLE.
SYN-4003 : Packing 22 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (22 nodes)...
SYN-4004 : #1: Packed 9 SEQ (53 nodes)...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 13 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 51/118 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   44   out of  19600    0.22%
#le                   147
  #lut only           103   out of    147   70.07%
  #reg only            13   out of    147    8.84%
  #lut&reg             31   out of    147   21.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |147   |134   |44    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'o_VGA_CLK' already exists. Use 'o_VGA_CLK_keep' instead.
SYN-4016 : Net pclk driven by BUFG (28 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 93 instances
RUN-1001 : 38 mslices, 37 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 162 nets
RUN-1001 : 103 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 91 instances, 75 slices, 10 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 532, tnet num: 160, tinst num: 91, tnode num: 635, tedge num: 862.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 160 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 56 clock pins, and constraint 103 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027273s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (146.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 46278
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(60): len = 38834, overlap = 0
PHY-3002 : Step(61): len = 31951.6, overlap = 0
PHY-3002 : Step(62): len = 26698.4, overlap = 0
PHY-3002 : Step(63): len = 23614.1, overlap = 0
PHY-3002 : Step(64): len = 20384, overlap = 0
PHY-3002 : Step(65): len = 17086.6, overlap = 0
PHY-3002 : Step(66): len = 14595.3, overlap = 0
PHY-3002 : Step(67): len = 13350.8, overlap = 0
PHY-3002 : Step(68): len = 11087.9, overlap = 0
PHY-3002 : Step(69): len = 9736.5, overlap = 0
PHY-3002 : Step(70): len = 8630.9, overlap = 0
PHY-3002 : Step(71): len = 7470.1, overlap = 0
PHY-3002 : Step(72): len = 6555.7, overlap = 0
PHY-3002 : Step(73): len = 5731.3, overlap = 0
PHY-3002 : Step(74): len = 5060.3, overlap = 0
PHY-3002 : Step(75): len = 4768.2, overlap = 0
PHY-3002 : Step(76): len = 4457.7, overlap = 0
PHY-3002 : Step(77): len = 4515, overlap = 0
PHY-3002 : Step(78): len = 4351.7, overlap = 0
PHY-3002 : Step(79): len = 4285.6, overlap = 0
PHY-3002 : Step(80): len = 4258.1, overlap = 0
PHY-3002 : Step(81): len = 4080.6, overlap = 0
PHY-3002 : Step(82): len = 3909.9, overlap = 0
PHY-3002 : Step(83): len = 3929.4, overlap = 0
PHY-3002 : Step(84): len = 3756.4, overlap = 0
PHY-3002 : Step(85): len = 3741.5, overlap = 0
PHY-3002 : Step(86): len = 3560.6, overlap = 0
PHY-3002 : Step(87): len = 3413.7, overlap = 0
PHY-3002 : Step(88): len = 3361.8, overlap = 0
PHY-3002 : Step(89): len = 3141.7, overlap = 0
PHY-3002 : Step(90): len = 3014.2, overlap = 0
PHY-3002 : Step(91): len = 2860.4, overlap = 0
PHY-3002 : Step(92): len = 2797.4, overlap = 0
PHY-3002 : Step(93): len = 2608.5, overlap = 0
PHY-3002 : Step(94): len = 2591.6, overlap = 0
PHY-3002 : Step(95): len = 2520.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010528s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (190.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(96): len = 2520.9, overlap = 1.75
PHY-3002 : Step(97): len = 2525, overlap = 1.75
PHY-3002 : Step(98): len = 2529.8, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.64543e-05
PHY-3002 : Step(99): len = 2515.3, overlap = 3
PHY-3002 : Step(100): len = 2515.3, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.29086e-05
PHY-3002 : Step(101): len = 2601.2, overlap = 2.25
PHY-3002 : Step(102): len = 2601.2, overlap = 2.25
PHY-3002 : Step(103): len = 2550.3, overlap = 2.25
PHY-3002 : Step(104): len = 2559.1, overlap = 2
PHY-3002 : Step(105): len = 2601.4, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145817
PHY-3002 : Step(106): len = 2646, overlap = 1.75
PHY-3002 : Step(107): len = 2716.5, overlap = 2.25
PHY-3002 : Step(108): len = 2847.3, overlap = 1.75
PHY-3002 : Step(109): len = 2773.4, overlap = 1.75
PHY-3002 : Step(110): len = 2761, overlap = 1
PHY-3002 : Step(111): len = 2772, overlap = 1
PHY-3002 : Step(112): len = 2766.4, overlap = 1
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000291634
PHY-3002 : Step(113): len = 2722, overlap = 1
PHY-3002 : Step(114): len = 2714.8, overlap = 1
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000583269
PHY-3002 : Step(115): len = 2738.6, overlap = 1
PHY-3002 : Step(116): len = 2746.1, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016059s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (124.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(117): len = 4239.1, overlap = 0.5
PHY-3002 : Step(118): len = 3831.8, overlap = 1
PHY-3002 : Step(119): len = 3697.4, overlap = 1.5
PHY-3002 : Step(120): len = 3664.6, overlap = 1.5
PHY-3002 : Step(121): len = 3680.2, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00046311
PHY-3002 : Step(122): len = 3590.7, overlap = 1.5
PHY-3002 : Step(123): len = 3578.3, overlap = 1.5
PHY-3002 : Step(124): len = 3577.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000926221
PHY-3002 : Step(125): len = 3569.9, overlap = 1.25
PHY-3002 : Step(126): len = 3569.9, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014665s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (68.2%)

PHY-3001 : Legalized: Len = 4312, Over = 0
PHY-3001 : Final: Len = 4312, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015947s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (125.4%)

RUN-1003 : finish command "place" in  1.446013s wall, 2.120000s user + 0.370000s system = 2.490000s CPU (172.2%)

RUN-1004 : used memory is 150 MB, reserved memory is 441 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 85 to 79
PHY-1001 : Pin misalignment score is improved from 79 to 79
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 93 instances
RUN-1001 : 38 mslices, 37 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 162 nets
RUN-1001 : 103 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016216s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (123.3%)

PHY-1001 : End global routing;  0.187068s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (106.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021375s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (93.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 9728, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 9728
PHY-1001 : End Routed; 0.131675s wall, 0.170000s user + 0.010000s system = 0.180000s CPU (136.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.605177s wall, 1.690000s user + 0.010000s system = 1.700000s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.980878s wall, 2.100000s user + 0.010000s system = 2.110000s CPU (106.5%)

RUN-1004 : used memory is 154 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   44   out of  19600    0.22%
#le                   147
  #lut only           103   out of    147   70.07%
  #reg only            13   out of    147    8.84%
  #lut&reg             31   out of    147   21.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 93
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 162, pip num: 1074
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 153 valid insts, and 3753 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.340786s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (186.5%)

RUN-1004 : used memory is 154 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.991912s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (100.4%)

RUN-1004 : used memory is 227 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.327389s wall, 2.580000s user + 1.370000s system = 3.950000s CPU (14.5%)

RUN-1004 : used memory is 196 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.795954s wall, 4.640000s user + 1.410000s system = 6.050000s CPU (20.3%)

RUN-1004 : used memory is 186 MB, reserved memory is 452 MB, peak memory is 452 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.972264s wall, 1.990000s user + 0.000000s system = 1.990000s CPU (100.9%)

RUN-1004 : used memory is 225 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.491245s wall, 3.620000s user + 1.600000s system = 5.220000s CPU (19.0%)

RUN-1004 : used memory is 194 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.939549s wall, 5.700000s user + 1.660000s system = 7.360000s CPU (24.6%)

RUN-1004 : used memory is 184 MB, reserved memory is 452 MB, peak memory is 452 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-5007 WARNING: 'o_VGA_CLK' should be on the sensitivity list in ../src/vga_test_pattern_top.v(105)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-5033 WARNING: The model (vga_test_pattern_top) has (1) stable comb insts loops, print one loop:
		<Inst: u4> <Inpin: u4.I> <Outpin: u4.O>   // ../src/vga_test_pattern_top.v(105)
		<Net: o_VGA_CLK>   // ../src/vga_test_pattern_top.v(30)

SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           83
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 69
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |69     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 67 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 31 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/162 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   67   out of  19600    0.34%
#le                   209
  #lut only           142   out of    209   67.94%
  #reg only            19   out of    209    9.09%
  #lut&reg             48   out of    209   22.97%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |67    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'o_VGA_CLK' already exists. Use 'o_VGA_CLK_keep' instead.
SYN-4016 : Net pclk driven by BUFG (41 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 125 instances
RUN-1001 : 54 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 123 instances, 107 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 771, tnet num: 229, tinst num: 123, tnode num: 927, tedge num: 1272.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 82 clock pins, and constraint 156 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035177s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (142.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61919.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(127): len = 45179, overlap = 0
PHY-3002 : Step(128): len = 33953.1, overlap = 0
PHY-3002 : Step(129): len = 28257.4, overlap = 0
PHY-3002 : Step(130): len = 24461.2, overlap = 0
PHY-3002 : Step(131): len = 20077.8, overlap = 0
PHY-3002 : Step(132): len = 16259.4, overlap = 0
PHY-3002 : Step(133): len = 14070.4, overlap = 0
PHY-3002 : Step(134): len = 11229.7, overlap = 0
PHY-3002 : Step(135): len = 8714.3, overlap = 0
PHY-3002 : Step(136): len = 7744, overlap = 0
PHY-3002 : Step(137): len = 6757.9, overlap = 0
PHY-3002 : Step(138): len = 6416.9, overlap = 0
PHY-3002 : Step(139): len = 5880.1, overlap = 0
PHY-3002 : Step(140): len = 5448.9, overlap = 0
PHY-3002 : Step(141): len = 5179.1, overlap = 0
PHY-3002 : Step(142): len = 4788, overlap = 0
PHY-3002 : Step(143): len = 4588.7, overlap = 0
PHY-3002 : Step(144): len = 4513.3, overlap = 0
PHY-3002 : Step(145): len = 4510.4, overlap = 0
PHY-3002 : Step(146): len = 4314.9, overlap = 0
PHY-3002 : Step(147): len = 4314.9, overlap = 0
PHY-3002 : Step(148): len = 4214.1, overlap = 0
PHY-3002 : Step(149): len = 4214.1, overlap = 0
PHY-3002 : Step(150): len = 4169.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011957s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (83.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(151): len = 4129.3, overlap = 0
PHY-3002 : Step(152): len = 4129.3, overlap = 0
PHY-3002 : Step(153): len = 4108.7, overlap = 0
PHY-3002 : Step(154): len = 4119.1, overlap = 0
PHY-3002 : Step(155): len = 4136.1, overlap = 0
PHY-3002 : Step(156): len = 4253.1, overlap = 0.75
PHY-3002 : Step(157): len = 4063.4, overlap = 1
PHY-3002 : Step(158): len = 3956.6, overlap = 1
PHY-3002 : Step(159): len = 4047.6, overlap = 0.5
PHY-3002 : Step(160): len = 3799.8, overlap = 0.75
PHY-3002 : Step(161): len = 3742.3, overlap = 1
PHY-3002 : Step(162): len = 3574.7, overlap = 1
PHY-3002 : Step(163): len = 3539.5, overlap = 1.25
PHY-3002 : Step(164): len = 3562.7, overlap = 1.5
PHY-3002 : Step(165): len = 3530.7, overlap = 2
PHY-3002 : Step(166): len = 3526.4, overlap = 2
PHY-3002 : Step(167): len = 3538.3, overlap = 2.25
PHY-3002 : Step(168): len = 3469.4, overlap = 2.5
PHY-3002 : Step(169): len = 3431.5, overlap = 2.5
PHY-3002 : Step(170): len = 3386.8, overlap = 2.5
PHY-3002 : Step(171): len = 3312.2, overlap = 2.5
PHY-3002 : Step(172): len = 3243.5, overlap = 2.25
PHY-3002 : Step(173): len = 3103.3, overlap = 2.25
PHY-3002 : Step(174): len = 3115.7, overlap = 2.25
PHY-3002 : Step(175): len = 2971.1, overlap = 3.5
PHY-3002 : Step(176): len = 3025.5, overlap = 3.5
PHY-3002 : Step(177): len = 3060.1, overlap = 4
PHY-3002 : Step(178): len = 2957.2, overlap = 4
PHY-3002 : Step(179): len = 2878.4, overlap = 3.5
PHY-3002 : Step(180): len = 2853.5, overlap = 1.75
PHY-3002 : Step(181): len = 2707.8, overlap = 1.75
PHY-3002 : Step(182): len = 2692.2, overlap = 1.5
PHY-3002 : Step(183): len = 2716.5, overlap = 1.5
PHY-3002 : Step(184): len = 2742.5, overlap = 1
PHY-3002 : Step(185): len = 2781.9, overlap = 0.75
PHY-3002 : Step(186): len = 2627.6, overlap = 2.75
PHY-3002 : Step(187): len = 2610.4, overlap = 2.25
PHY-3002 : Step(188): len = 2596.3, overlap = 0
PHY-3002 : Step(189): len = 2479.8, overlap = 1
PHY-3002 : Step(190): len = 2403, overlap = 0.25
PHY-3002 : Step(191): len = 2449.9, overlap = 3.25
PHY-3002 : Step(192): len = 2236.1, overlap = 3.25
PHY-3002 : Step(193): len = 2198.7, overlap = 2.75
PHY-3002 : Step(194): len = 2091.6, overlap = 2.25
PHY-3002 : Step(195): len = 2102.9, overlap = 2.5
PHY-3002 : Step(196): len = 2068.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 43.1372
PHY-3002 : Step(197): len = 2021.3, overlap = 2
PHY-3002 : Step(198): len = 2006.4, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.88097e-06
PHY-3002 : Step(199): len = 2005.7, overlap = 4.75
PHY-3002 : Step(200): len = 2005.7, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.70366e-05
PHY-3002 : Step(201): len = 2048.2, overlap = 4.75
PHY-3002 : Step(202): len = 2087.6, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.25092e-05
PHY-3002 : Step(203): len = 2107.6, overlap = 4.75
PHY-3002 : Step(204): len = 2181.8, overlap = 4.75
PHY-3002 : Step(205): len = 2599.2, overlap = 2.75
PHY-3002 : Step(206): len = 2720, overlap = 1.75
PHY-3002 : Step(207): len = 2770.3, overlap = 1.5
PHY-3002 : Step(208): len = 2728.6, overlap = 1.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.50185e-05
PHY-3002 : Step(209): len = 2690.7, overlap = 1
PHY-3002 : Step(210): len = 2695.6, overlap = 1
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130037
PHY-3002 : Step(211): len = 2736.5, overlap = 1
PHY-3002 : Step(212): len = 2761.1, overlap = 1
PHY-3002 : Step(213): len = 2691.5, overlap = 1.25
PHY-3002 : Step(214): len = 2695.4, overlap = 1.5
PHY-3002 : Step(215): len = 2697.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020003s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (150.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(216): len = 3906.3, overlap = 0.75
PHY-3002 : Step(217): len = 3356, overlap = 2.25
PHY-3002 : Step(218): len = 3181.7, overlap = 2.5
PHY-3002 : Step(219): len = 3175.7, overlap = 2.75
PHY-3002 : Step(220): len = 3196.5, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000274799
PHY-3002 : Step(221): len = 3070.8, overlap = 3.5
PHY-3002 : Step(222): len = 3033.1, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000549597
PHY-3002 : Step(223): len = 3004.2, overlap = 3.5
PHY-3002 : Step(224): len = 3021.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021718s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (184.2%)

PHY-3001 : Legalized: Len = 4131.8, Over = 0
PHY-3001 : Final: Len = 4131.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5104, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022424s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (44.6%)

RUN-1003 : finish command "place" in  2.215786s wall, 3.620000s user + 0.540000s system = 4.160000s CPU (187.7%)

RUN-1004 : used memory is 181 MB, reserved memory is 452 MB, peak memory is 452 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 122 to 115
PHY-1001 : Pin misalignment score is improved from 115 to 114
PHY-1001 : Pin misalignment score is improved from 114 to 112
PHY-1001 : Pin misalignment score is improved from 112 to 112
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 125 instances
RUN-1001 : 54 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5104, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014701s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (136.0%)

PHY-1001 : End global routing;  0.188958s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (111.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020010s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (149.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 9704, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.089837s wall, 0.140000s user + 0.020000s system = 0.160000s CPU (178.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 9712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 9712
PHY-1001 : End DR Iter 1; 0.008353s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (119.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.739471s wall, 2.730000s user + 0.040000s system = 2.770000s CPU (159.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.157289s wall, 3.200000s user + 0.040000s system = 3.240000s CPU (150.2%)

RUN-1004 : used memory is 185 MB, reserved memory is 487 MB, peak memory is 487 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   67   out of  19600    0.34%
#le                   209
  #lut only           142   out of    209   67.94%
  #reg only            19   out of    209    9.09%
  #lut&reg             48   out of    209   22.97%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 125
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1458
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 154 valid insts, and 5171 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.260078s wall, 2.310000s user + 0.000000s system = 2.310000s CPU (183.3%)

RUN-1004 : used memory is 185 MB, reserved memory is 487 MB, peak memory is 487 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037967s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (131.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68715.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(225): len = 51982.4, overlap = 0
PHY-3002 : Step(226): len = 41024.8, overlap = 0
PHY-3002 : Step(227): len = 34656, overlap = 0
PHY-3002 : Step(228): len = 29270.4, overlap = 0
PHY-3002 : Step(229): len = 25027.1, overlap = 0
PHY-3002 : Step(230): len = 21171.3, overlap = 0
PHY-3002 : Step(231): len = 17896.4, overlap = 0
PHY-3002 : Step(232): len = 15549.2, overlap = 0
PHY-3002 : Step(233): len = 12846.7, overlap = 0
PHY-3002 : Step(234): len = 10868.7, overlap = 0
PHY-3002 : Step(235): len = 9569.2, overlap = 0
PHY-3002 : Step(236): len = 8713.3, overlap = 0
PHY-3002 : Step(237): len = 8034, overlap = 0
PHY-3002 : Step(238): len = 7677.8, overlap = 0
PHY-3002 : Step(239): len = 6888.3, overlap = 0
PHY-3002 : Step(240): len = 6242.1, overlap = 0
PHY-3002 : Step(241): len = 5601.9, overlap = 0
PHY-3002 : Step(242): len = 5410.2, overlap = 0
PHY-3002 : Step(243): len = 5280.7, overlap = 0
PHY-3002 : Step(244): len = 5042.4, overlap = 0
PHY-3002 : Step(245): len = 4819.8, overlap = 0
PHY-3002 : Step(246): len = 4695.2, overlap = 0
PHY-3002 : Step(247): len = 4712.6, overlap = 0
PHY-3002 : Step(248): len = 4370.8, overlap = 0
PHY-3002 : Step(249): len = 4215.4, overlap = 0
PHY-3002 : Step(250): len = 4219.3, overlap = 0
PHY-3002 : Step(251): len = 3999.2, overlap = 0
PHY-3002 : Step(252): len = 3947.9, overlap = 0
PHY-3002 : Step(253): len = 3753.1, overlap = 0
PHY-3002 : Step(254): len = 3753.1, overlap = 0
PHY-3002 : Step(255): len = 3587.7, overlap = 0
PHY-3002 : Step(256): len = 3536, overlap = 0
PHY-3002 : Step(257): len = 3536, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010475s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (190.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(258): len = 3454.1, overlap = 1
PHY-3002 : Step(259): len = 3465.2, overlap = 1
PHY-3002 : Step(260): len = 3485.9, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21031e-05
PHY-3002 : Step(261): len = 3478, overlap = 2.75
PHY-3002 : Step(262): len = 3515.4, overlap = 2.75
PHY-3002 : Step(263): len = 3589.1, overlap = 0.25
PHY-3002 : Step(264): len = 3596.4, overlap = 1
PHY-3002 : Step(265): len = 3490.2, overlap = 1.25
PHY-3002 : Step(266): len = 3506, overlap = 1.25
PHY-3002 : Step(267): len = 3552.3, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104206
PHY-3002 : Step(268): len = 3480, overlap = 0.75
PHY-3002 : Step(269): len = 3488.2, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000208412
PHY-3002 : Step(270): len = 3476, overlap = 0.75
PHY-3002 : Step(271): len = 3485.9, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021133s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (94.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(272): len = 4980.4, overlap = 1
PHY-3002 : Step(273): len = 4579.9, overlap = 1.5
PHY-3002 : Step(274): len = 4398.5, overlap = 1.5
PHY-3002 : Step(275): len = 4311.4, overlap = 2
PHY-3002 : Step(276): len = 4277.3, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000243079
PHY-3002 : Step(277): len = 4261.7, overlap = 2.5
PHY-3002 : Step(278): len = 4267.4, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000486158
PHY-3002 : Step(279): len = 4254.8, overlap = 2.75
PHY-3002 : Step(280): len = 4258.3, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015208s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (65.8%)

PHY-3001 : Legalized: Len = 5397.8, Over = 0
PHY-3001 : Final: Len = 5397.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6512, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017103s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (175.4%)

RUN-1003 : finish command "place" in  1.421071s wall, 2.030000s user + 0.320000s system = 2.350000s CPU (165.4%)

RUN-1004 : used memory is 188 MB, reserved memory is 487 MB, peak memory is 487 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 126 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 116
PHY-1001 : Pin misalignment score is improved from 116 to 116
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6512, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016811s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (119.0%)

PHY-1001 : End global routing;  0.195355s wall, 0.210000s user + 0.010000s system = 0.220000s CPU (112.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028461s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 13176, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.136541s wall, 0.170000s user + 0.020000s system = 0.190000s CPU (139.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.007333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 13208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13208
PHY-1001 : End DR Iter 2; 0.008323s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (120.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.647674s wall, 1.710000s user + 0.020000s system = 1.730000s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.073955s wall, 2.170000s user + 0.030000s system = 2.200000s CPU (106.1%)

RUN-1004 : used memory is 191 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1494
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 190 valid insts, and 5256 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.345498s wall, 2.920000s user + 0.000000s system = 2.920000s CPU (217.0%)

RUN-1004 : used memory is 192 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.983954s wall, 1.990000s user + 0.000000s system = 1.990000s CPU (100.3%)

RUN-1004 : used memory is 233 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.961567s wall, 3.150000s user + 1.470000s system = 4.620000s CPU (16.5%)

RUN-1004 : used memory is 202 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.419185s wall, 5.220000s user + 1.530000s system = 6.750000s CPU (22.2%)

RUN-1004 : used memory is 192 MB, reserved memory is 493 MB, peak memory is 493 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037849s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (132.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68715.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(281): len = 51982.4, overlap = 0
PHY-3002 : Step(282): len = 41024.8, overlap = 0
PHY-3002 : Step(283): len = 34656, overlap = 0
PHY-3002 : Step(284): len = 29270.4, overlap = 0
PHY-3002 : Step(285): len = 25027.1, overlap = 0
PHY-3002 : Step(286): len = 21171.3, overlap = 0
PHY-3002 : Step(287): len = 17896.4, overlap = 0
PHY-3002 : Step(288): len = 15549.2, overlap = 0
PHY-3002 : Step(289): len = 12846.7, overlap = 0
PHY-3002 : Step(290): len = 10868.7, overlap = 0
PHY-3002 : Step(291): len = 9569.2, overlap = 0
PHY-3002 : Step(292): len = 8713.3, overlap = 0
PHY-3002 : Step(293): len = 8034, overlap = 0
PHY-3002 : Step(294): len = 7677.8, overlap = 0
PHY-3002 : Step(295): len = 6888.3, overlap = 0
PHY-3002 : Step(296): len = 6242.1, overlap = 0
PHY-3002 : Step(297): len = 5601.9, overlap = 0
PHY-3002 : Step(298): len = 5410.2, overlap = 0
PHY-3002 : Step(299): len = 5280.7, overlap = 0
PHY-3002 : Step(300): len = 5042.4, overlap = 0
PHY-3002 : Step(301): len = 4819.8, overlap = 0
PHY-3002 : Step(302): len = 4695.2, overlap = 0
PHY-3002 : Step(303): len = 4712.6, overlap = 0
PHY-3002 : Step(304): len = 4370.8, overlap = 0
PHY-3002 : Step(305): len = 4215.4, overlap = 0
PHY-3002 : Step(306): len = 4219.3, overlap = 0
PHY-3002 : Step(307): len = 3999.2, overlap = 0
PHY-3002 : Step(308): len = 3947.9, overlap = 0
PHY-3002 : Step(309): len = 3753.1, overlap = 0
PHY-3002 : Step(310): len = 3753.1, overlap = 0
PHY-3002 : Step(311): len = 3587.7, overlap = 0
PHY-3002 : Step(312): len = 3536, overlap = 0
PHY-3002 : Step(313): len = 3536, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010459s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (95.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(314): len = 3454.1, overlap = 1
PHY-3002 : Step(315): len = 3465.2, overlap = 1
PHY-3002 : Step(316): len = 3485.9, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21031e-05
PHY-3002 : Step(317): len = 3478, overlap = 2.75
PHY-3002 : Step(318): len = 3515.4, overlap = 2.75
PHY-3002 : Step(319): len = 3589.1, overlap = 0.25
PHY-3002 : Step(320): len = 3596.4, overlap = 1
PHY-3002 : Step(321): len = 3490.2, overlap = 1.25
PHY-3002 : Step(322): len = 3506, overlap = 1.25
PHY-3002 : Step(323): len = 3552.3, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104206
PHY-3002 : Step(324): len = 3480, overlap = 0.75
PHY-3002 : Step(325): len = 3488.2, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000208412
PHY-3002 : Step(326): len = 3476, overlap = 0.75
PHY-3002 : Step(327): len = 3485.9, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021747s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (92.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(328): len = 4980.4, overlap = 1
PHY-3002 : Step(329): len = 4579.9, overlap = 1.5
PHY-3002 : Step(330): len = 4398.5, overlap = 1.5
PHY-3002 : Step(331): len = 4311.4, overlap = 2
PHY-3002 : Step(332): len = 4277.3, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000243079
PHY-3002 : Step(333): len = 4261.7, overlap = 2.5
PHY-3002 : Step(334): len = 4267.4, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000486158
PHY-3002 : Step(335): len = 4254.8, overlap = 2.75
PHY-3002 : Step(336): len = 4258.3, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020817s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (96.1%)

PHY-3001 : Legalized: Len = 5397.8, Over = 0
PHY-3001 : Final: Len = 5397.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6512, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016007s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (62.5%)

RUN-1003 : finish command "place" in  1.391054s wall, 2.030000s user + 0.350000s system = 2.380000s CPU (171.1%)

RUN-1004 : used memory is 175 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 126 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 116
PHY-1001 : Pin misalignment score is improved from 116 to 116
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6512, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017318s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (115.5%)

PHY-1001 : End global routing;  0.193617s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (108.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.030400s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 13176, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.139366s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (143.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.007732s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (129.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 13208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13208
PHY-1001 : End DR Iter 2; 0.009124s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (109.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.665424s wall, 1.770000s user + 0.000000s system = 1.770000s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.094041s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (107.4%)

RUN-1004 : used memory is 178 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1494
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 190 valid insts, and 5256 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.344279s wall, 2.910000s user + 0.000000s system = 2.910000s CPU (216.5%)

RUN-1004 : used memory is 178 MB, reserved memory is 493 MB, peak memory is 493 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = P11; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = P5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
USR-8055 ERROR: Pin o_VGA_blue_1 is set to the same pad with o_VGA_CLK.
USR-8064 ERROR: Read ../constraint/io.adc error-out.
GUI-8309 ERROR: Failed to read adc ../constraint/io.adc.
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = P11; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = P2; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = N5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035136s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (142.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68697.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(337): len = 51968.7, overlap = 0
PHY-3002 : Step(338): len = 41008.6, overlap = 0
PHY-3002 : Step(339): len = 34633.6, overlap = 0
PHY-3002 : Step(340): len = 29255.2, overlap = 0
PHY-3002 : Step(341): len = 25070.9, overlap = 0
PHY-3002 : Step(342): len = 21295.6, overlap = 0
PHY-3002 : Step(343): len = 17726.6, overlap = 0
PHY-3002 : Step(344): len = 15711.2, overlap = 0
PHY-3002 : Step(345): len = 12763.6, overlap = 0
PHY-3002 : Step(346): len = 10879.7, overlap = 0
PHY-3002 : Step(347): len = 9678.6, overlap = 0
PHY-3002 : Step(348): len = 8856.1, overlap = 0
PHY-3002 : Step(349): len = 8061.4, overlap = 0
PHY-3002 : Step(350): len = 7530, overlap = 0
PHY-3002 : Step(351): len = 6419.2, overlap = 0
PHY-3002 : Step(352): len = 5943.9, overlap = 0
PHY-3002 : Step(353): len = 5454, overlap = 0
PHY-3002 : Step(354): len = 5242.2, overlap = 0
PHY-3002 : Step(355): len = 5091.1, overlap = 0
PHY-3002 : Step(356): len = 5197.3, overlap = 0
PHY-3002 : Step(357): len = 4784.1, overlap = 0
PHY-3002 : Step(358): len = 4753.5, overlap = 0
PHY-3002 : Step(359): len = 4524, overlap = 0
PHY-3002 : Step(360): len = 4470.5, overlap = 0
PHY-3002 : Step(361): len = 4233, overlap = 0
PHY-3002 : Step(362): len = 4190.5, overlap = 0
PHY-3002 : Step(363): len = 4015.1, overlap = 0
PHY-3002 : Step(364): len = 3955.4, overlap = 0
PHY-3002 : Step(365): len = 4002.1, overlap = 0
PHY-3002 : Step(366): len = 3860.7, overlap = 0
PHY-3002 : Step(367): len = 3738.9, overlap = 0
PHY-3002 : Step(368): len = 3783, overlap = 0
PHY-3002 : Step(369): len = 3892.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011031s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (90.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(370): len = 3601.3, overlap = 1
PHY-3002 : Step(371): len = 3586.9, overlap = 1
PHY-3002 : Step(372): len = 3594.9, overlap = 1
PHY-3002 : Step(373): len = 3649.4, overlap = 0.75
PHY-3002 : Step(374): len = 3688.1, overlap = 0.75
PHY-3002 : Step(375): len = 3671.5, overlap = 0.75
PHY-3002 : Step(376): len = 3747, overlap = 1
PHY-3002 : Step(377): len = 3868.2, overlap = 1
PHY-3002 : Step(378): len = 3607, overlap = 1
PHY-3002 : Step(379): len = 3568.5, overlap = 1.25
PHY-3002 : Step(380): len = 3543.5, overlap = 1.25
PHY-3002 : Step(381): len = 3534.9, overlap = 1.25
PHY-3002 : Step(382): len = 3404, overlap = 1.25
PHY-3002 : Step(383): len = 3461.6, overlap = 1
PHY-3002 : Step(384): len = 3541.5, overlap = 0.75
PHY-3002 : Step(385): len = 3434, overlap = 0.25
PHY-3002 : Step(386): len = 3483.6, overlap = 0
PHY-3002 : Step(387): len = 3423.5, overlap = 0
PHY-3002 : Step(388): len = 3255.4, overlap = 0
PHY-3002 : Step(389): len = 3270.7, overlap = 0
PHY-3002 : Step(390): len = 3129.5, overlap = 0
PHY-3002 : Step(391): len = 3121.8, overlap = 0
PHY-3002 : Step(392): len = 3148.8, overlap = 0
PHY-3002 : Step(393): len = 3161.6, overlap = 0
PHY-3002 : Step(394): len = 3090.4, overlap = 0
PHY-3002 : Step(395): len = 3075.2, overlap = 0
PHY-3002 : Step(396): len = 3088.3, overlap = 0
PHY-3002 : Step(397): len = 3040.8, overlap = 0
PHY-3002 : Step(398): len = 3042.4, overlap = 0
PHY-3002 : Step(399): len = 3058.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.08518e-05
PHY-3002 : Step(400): len = 3026.3, overlap = 3
PHY-3002 : Step(401): len = 3035.6, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000181704
PHY-3002 : Step(402): len = 3054.7, overlap = 3.25
PHY-3002 : Step(403): len = 3076.5, overlap = 3.25
PHY-3002 : Step(404): len = 3036.8, overlap = 3
PHY-3002 : Step(405): len = 3101.9, overlap = 3
PHY-3002 : Step(406): len = 3124.5, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000363407
PHY-3002 : Step(407): len = 3090, overlap = 2.75
PHY-3002 : Step(408): len = 3132.3, overlap = 2.5
PHY-3002 : Step(409): len = 3167.2, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023045s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (86.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(410): len = 5387.9, overlap = 1
PHY-3002 : Step(411): len = 4832, overlap = 2.5
PHY-3002 : Step(412): len = 4503.5, overlap = 3.25
PHY-3002 : Step(413): len = 4396.2, overlap = 3.5
PHY-3002 : Step(414): len = 4377.4, overlap = 3.25
PHY-3002 : Step(415): len = 4334.4, overlap = 3.25
PHY-3002 : Step(416): len = 4279, overlap = 3.5
PHY-3002 : Step(417): len = 4267.7, overlap = 3.5
PHY-3002 : Step(418): len = 4259.5, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017807s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (112.3%)

PHY-3001 : Legalized: Len = 5483.8, Over = 0
PHY-3001 : Final: Len = 5483.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6688, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023067s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (130.1%)

RUN-1003 : finish command "place" in  1.756018s wall, 2.560000s user + 0.550000s system = 3.110000s CPU (177.1%)

RUN-1004 : used memory is 181 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 132 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6688, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024307s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (123.4%)

PHY-1001 : End global routing;  0.204715s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (107.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023811s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (126.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 12376, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.146741s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (143.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007996s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (125.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12384
PHY-1001 : End DR Iter 2; 0.009098s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (109.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.687686s wall, 1.850000s user + 0.000000s system = 1.850000s CPU (109.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.101890s wall, 2.310000s user + 0.000000s system = 2.310000s CPU (109.9%)

RUN-1004 : used memory is 185 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1473
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 179 valid insts, and 5209 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.448239s wall, 2.900000s user + 0.000000s system = 2.900000s CPU (200.2%)

RUN-1004 : used memory is 185 MB, reserved memory is 493 MB, peak memory is 493 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = P11; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = P2; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = N5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034855s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (143.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68697.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(419): len = 51968.7, overlap = 0
PHY-3002 : Step(420): len = 41008.6, overlap = 0
PHY-3002 : Step(421): len = 34633.6, overlap = 0
PHY-3002 : Step(422): len = 29255.2, overlap = 0
PHY-3002 : Step(423): len = 25070.9, overlap = 0
PHY-3002 : Step(424): len = 21295.6, overlap = 0
PHY-3002 : Step(425): len = 17726.6, overlap = 0
PHY-3002 : Step(426): len = 15711.2, overlap = 0
PHY-3002 : Step(427): len = 12763.6, overlap = 0
PHY-3002 : Step(428): len = 10879.7, overlap = 0
PHY-3002 : Step(429): len = 9678.6, overlap = 0
PHY-3002 : Step(430): len = 8856.1, overlap = 0
PHY-3002 : Step(431): len = 8061.4, overlap = 0
PHY-3002 : Step(432): len = 7530, overlap = 0
PHY-3002 : Step(433): len = 6419.2, overlap = 0
PHY-3002 : Step(434): len = 5943.9, overlap = 0
PHY-3002 : Step(435): len = 5454, overlap = 0
PHY-3002 : Step(436): len = 5242.2, overlap = 0
PHY-3002 : Step(437): len = 5091.1, overlap = 0
PHY-3002 : Step(438): len = 5197.3, overlap = 0
PHY-3002 : Step(439): len = 4784.1, overlap = 0
PHY-3002 : Step(440): len = 4753.5, overlap = 0
PHY-3002 : Step(441): len = 4524, overlap = 0
PHY-3002 : Step(442): len = 4470.5, overlap = 0
PHY-3002 : Step(443): len = 4233, overlap = 0
PHY-3002 : Step(444): len = 4190.5, overlap = 0
PHY-3002 : Step(445): len = 4015.1, overlap = 0
PHY-3002 : Step(446): len = 3955.4, overlap = 0
PHY-3002 : Step(447): len = 4002.1, overlap = 0
PHY-3002 : Step(448): len = 3860.7, overlap = 0
PHY-3002 : Step(449): len = 3738.9, overlap = 0
PHY-3002 : Step(450): len = 3783, overlap = 0
PHY-3002 : Step(451): len = 3892.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011362s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (88.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(452): len = 3601.3, overlap = 1
PHY-3002 : Step(453): len = 3586.9, overlap = 1
PHY-3002 : Step(454): len = 3594.9, overlap = 1
PHY-3002 : Step(455): len = 3649.4, overlap = 0.75
PHY-3002 : Step(456): len = 3688.1, overlap = 0.75
PHY-3002 : Step(457): len = 3671.5, overlap = 0.75
PHY-3002 : Step(458): len = 3747, overlap = 1
PHY-3002 : Step(459): len = 3868.2, overlap = 1
PHY-3002 : Step(460): len = 3607, overlap = 1
PHY-3002 : Step(461): len = 3568.5, overlap = 1.25
PHY-3002 : Step(462): len = 3543.5, overlap = 1.25
PHY-3002 : Step(463): len = 3534.9, overlap = 1.25
PHY-3002 : Step(464): len = 3404, overlap = 1.25
PHY-3002 : Step(465): len = 3461.6, overlap = 1
PHY-3002 : Step(466): len = 3541.5, overlap = 0.75
PHY-3002 : Step(467): len = 3434, overlap = 0.25
PHY-3002 : Step(468): len = 3483.6, overlap = 0
PHY-3002 : Step(469): len = 3423.5, overlap = 0
PHY-3002 : Step(470): len = 3255.4, overlap = 0
PHY-3002 : Step(471): len = 3270.7, overlap = 0
PHY-3002 : Step(472): len = 3129.5, overlap = 0
PHY-3002 : Step(473): len = 3121.8, overlap = 0
PHY-3002 : Step(474): len = 3148.8, overlap = 0
PHY-3002 : Step(475): len = 3161.6, overlap = 0
PHY-3002 : Step(476): len = 3090.4, overlap = 0
PHY-3002 : Step(477): len = 3075.2, overlap = 0
PHY-3002 : Step(478): len = 3088.3, overlap = 0
PHY-3002 : Step(479): len = 3040.8, overlap = 0
PHY-3002 : Step(480): len = 3042.4, overlap = 0
PHY-3002 : Step(481): len = 3058.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.08518e-05
PHY-3002 : Step(482): len = 3026.3, overlap = 3
PHY-3002 : Step(483): len = 3035.6, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000181704
PHY-3002 : Step(484): len = 3054.7, overlap = 3.25
PHY-3002 : Step(485): len = 3076.5, overlap = 3.25
PHY-3002 : Step(486): len = 3036.8, overlap = 3
PHY-3002 : Step(487): len = 3101.9, overlap = 3
PHY-3002 : Step(488): len = 3124.5, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000363407
PHY-3002 : Step(489): len = 3090, overlap = 2.75
PHY-3002 : Step(490): len = 3132.3, overlap = 2.5
PHY-3002 : Step(491): len = 3167.2, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021363s wall, 0.010000s user + 0.010000s system = 0.020000s CPU (93.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(492): len = 5387.9, overlap = 1
PHY-3002 : Step(493): len = 4832, overlap = 2.5
PHY-3002 : Step(494): len = 4503.5, overlap = 3.25
PHY-3002 : Step(495): len = 4396.2, overlap = 3.5
PHY-3002 : Step(496): len = 4377.4, overlap = 3.25
PHY-3002 : Step(497): len = 4334.4, overlap = 3.25
PHY-3002 : Step(498): len = 4279, overlap = 3.5
PHY-3002 : Step(499): len = 4267.7, overlap = 3.5
PHY-3002 : Step(500): len = 4259.5, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016245s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (61.6%)

PHY-3001 : Legalized: Len = 5483.8, Over = 0
PHY-3001 : Final: Len = 5483.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6688, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022315s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (134.4%)

RUN-1003 : finish command "place" in  1.753622s wall, 2.560000s user + 0.480000s system = 3.040000s CPU (173.4%)

RUN-1004 : used memory is 187 MB, reserved memory is 493 MB, peak memory is 493 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 132 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6688, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024776s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (121.1%)

PHY-1001 : End global routing;  0.214240s wall, 0.240000s user + 0.000000s system = 0.240000s CPU (112.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022361s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (134.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 12376, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.148490s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (134.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010114s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (98.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12384
PHY-1001 : End DR Iter 2; 0.008422s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (118.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.677106s wall, 1.810000s user + 0.010000s system = 1.820000s CPU (108.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.092978s wall, 2.280000s user + 0.010000s system = 2.290000s CPU (109.4%)

RUN-1004 : used memory is 190 MB, reserved memory is 495 MB, peak memory is 495 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1473
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 179 valid insts, and 5209 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.425451s wall, 2.890000s user + 0.000000s system = 2.890000s CPU (202.7%)

RUN-1004 : used memory is 190 MB, reserved memory is 495 MB, peak memory is 495 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
USR-8055 ERROR: Pin o_VGA_blue_2 is set to the same pad with o_VGA_hsync.
USR-8064 ERROR: Read ../constraint/io.adc error-out.
GUI-8309 ERROR: Failed to read adc ../constraint/io.adc.
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = F16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035291s wall, 0.040000s user + 0.010000s system = 0.050000s CPU (141.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68697.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(501): len = 52251.9, overlap = 0
PHY-3002 : Step(502): len = 41346.1, overlap = 0
PHY-3002 : Step(503): len = 35051.5, overlap = 0
PHY-3002 : Step(504): len = 29587.2, overlap = 0
PHY-3002 : Step(505): len = 25505.9, overlap = 0
PHY-3002 : Step(506): len = 21560.6, overlap = 0
PHY-3002 : Step(507): len = 18156, overlap = 0
PHY-3002 : Step(508): len = 15952.6, overlap = 0
PHY-3002 : Step(509): len = 13004.4, overlap = 0
PHY-3002 : Step(510): len = 11214.1, overlap = 0
PHY-3002 : Step(511): len = 9866.1, overlap = 0
PHY-3002 : Step(512): len = 9084.9, overlap = 0
PHY-3002 : Step(513): len = 8390.6, overlap = 0
PHY-3002 : Step(514): len = 7719.2, overlap = 0
PHY-3002 : Step(515): len = 6678, overlap = 0
PHY-3002 : Step(516): len = 6233.2, overlap = 0
PHY-3002 : Step(517): len = 5721.8, overlap = 0
PHY-3002 : Step(518): len = 5496, overlap = 0
PHY-3002 : Step(519): len = 5288.4, overlap = 0
PHY-3002 : Step(520): len = 5337.1, overlap = 0
PHY-3002 : Step(521): len = 5408.6, overlap = 0
PHY-3002 : Step(522): len = 5028.6, overlap = 0
PHY-3002 : Step(523): len = 4736, overlap = 0
PHY-3002 : Step(524): len = 4505.5, overlap = 0
PHY-3002 : Step(525): len = 4169.3, overlap = 0
PHY-3002 : Step(526): len = 4044.3, overlap = 0
PHY-3002 : Step(527): len = 3939.6, overlap = 0
PHY-3002 : Step(528): len = 3929.1, overlap = 0
PHY-3002 : Step(529): len = 4075.4, overlap = 0
PHY-3002 : Step(530): len = 4064, overlap = 0
PHY-3002 : Step(531): len = 4137.2, overlap = 0
PHY-3002 : Step(532): len = 4083.9, overlap = 0
PHY-3002 : Step(533): len = 4126.2, overlap = 0
PHY-3002 : Step(534): len = 3912.2, overlap = 0
PHY-3002 : Step(535): len = 3912.2, overlap = 0
PHY-3002 : Step(536): len = 3874.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009832s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (101.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(537): len = 3834.2, overlap = 1.75
PHY-3002 : Step(538): len = 3860.4, overlap = 1.75
PHY-3002 : Step(539): len = 3820.8, overlap = 1.75
PHY-3002 : Step(540): len = 3851.6, overlap = 1.5
PHY-3002 : Step(541): len = 3863.6, overlap = 1
PHY-3002 : Step(542): len = 3885.5, overlap = 1
PHY-3002 : Step(543): len = 3987.5, overlap = 0.5
PHY-3002 : Step(544): len = 3842, overlap = 0.75
PHY-3002 : Step(545): len = 3772.9, overlap = 1.25
PHY-3002 : Step(546): len = 3756.5, overlap = 1.5
PHY-3002 : Step(547): len = 3682.3, overlap = 1.5
PHY-3002 : Step(548): len = 3676, overlap = 1.25
PHY-3002 : Step(549): len = 3594.8, overlap = 1
PHY-3002 : Step(550): len = 3579.4, overlap = 0.75
PHY-3002 : Step(551): len = 3546.7, overlap = 1.25
PHY-3002 : Step(552): len = 3591.3, overlap = 0.75
PHY-3002 : Step(553): len = 3588.4, overlap = 0.75
PHY-3002 : Step(554): len = 3592.8, overlap = 1.25
PHY-3002 : Step(555): len = 3595.8, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.69339e-05
PHY-3002 : Step(556): len = 3546.2, overlap = 2
PHY-3002 : Step(557): len = 3548, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116991
PHY-3002 : Step(558): len = 3573.7, overlap = 2.5
PHY-3002 : Step(559): len = 3593.9, overlap = 2.5
PHY-3002 : Step(560): len = 3615.8, overlap = 1.75
PHY-3002 : Step(561): len = 3580.1, overlap = 2
PHY-3002 : Step(562): len = 3577.6, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000233982
PHY-3002 : Step(563): len = 3583, overlap = 2.25
PHY-3002 : Step(564): len = 3583, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020167s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (99.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(565): len = 5563.4, overlap = 1.75
PHY-3002 : Step(566): len = 5003.5, overlap = 2.75
PHY-3002 : Step(567): len = 4705.4, overlap = 4.25
PHY-3002 : Step(568): len = 4567.7, overlap = 5.75
PHY-3002 : Step(569): len = 4556.5, overlap = 6.25
PHY-3002 : Step(570): len = 4512.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00056355
PHY-3002 : Step(571): len = 4487, overlap = 6.25
PHY-3002 : Step(572): len = 4493.5, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011271
PHY-3002 : Step(573): len = 4495.9, overlap = 6
PHY-3002 : Step(574): len = 4506.2, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017472s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (114.5%)

PHY-3001 : Legalized: Len = 5851.8, Over = 0
PHY-3001 : Final: Len = 5851.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7280, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 7240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018398s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (163.1%)

RUN-1003 : finish command "place" in  1.625665s wall, 2.370000s user + 0.490000s system = 2.860000s CPU (175.9%)

RUN-1004 : used memory is 193 MB, reserved memory is 495 MB, peak memory is 495 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 115
PHY-1001 : Pin misalignment score is improved from 115 to 116
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7280, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 7240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017827s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (112.2%)

PHY-1001 : End global routing;  0.195039s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (107.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022886s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (131.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 13712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.202839s wall, 0.290000s user + 0.000000s system = 0.290000s CPU (143.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007376s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (135.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 13712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.009970s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (100.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 13744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13744
PHY-1001 : End LB Iter 9; 0.008262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.952988s wall, 2.110000s user + 0.000000s system = 2.110000s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.352751s wall, 2.550000s user + 0.000000s system = 2.550000s CPU (108.4%)

RUN-1004 : used memory is 197 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1541
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 194 valid insts, and 5339 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.510845s wall, 2.940000s user + 0.000000s system = 2.940000s CPU (194.6%)

RUN-1004 : used memory is 197 MB, reserved memory is 526 MB, peak memory is 526 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg0_b1
SYN-1002 :     i4/reg1_b1
SYN-1002 :     i4/reg4_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034933s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (143.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68719.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(575): len = 52111.4, overlap = 0
PHY-3002 : Step(576): len = 40992.2, overlap = 0
PHY-3002 : Step(577): len = 34552.8, overlap = 0
PHY-3002 : Step(578): len = 29179.9, overlap = 0
PHY-3002 : Step(579): len = 25035.2, overlap = 0
PHY-3002 : Step(580): len = 21248.9, overlap = 0
PHY-3002 : Step(581): len = 17725.4, overlap = 0
PHY-3002 : Step(582): len = 15642.7, overlap = 0
PHY-3002 : Step(583): len = 12741.8, overlap = 0
PHY-3002 : Step(584): len = 10888.6, overlap = 0
PHY-3002 : Step(585): len = 9631.2, overlap = 0
PHY-3002 : Step(586): len = 8854.6, overlap = 0
PHY-3002 : Step(587): len = 8074.8, overlap = 0
PHY-3002 : Step(588): len = 7752, overlap = 0
PHY-3002 : Step(589): len = 6777.3, overlap = 0
PHY-3002 : Step(590): len = 6287.7, overlap = 0
PHY-3002 : Step(591): len = 5699.2, overlap = 0
PHY-3002 : Step(592): len = 5467.9, overlap = 0
PHY-3002 : Step(593): len = 5415.6, overlap = 0
PHY-3002 : Step(594): len = 5040.2, overlap = 0
PHY-3002 : Step(595): len = 5096.8, overlap = 0
PHY-3002 : Step(596): len = 4807.6, overlap = 0
PHY-3002 : Step(597): len = 4790.1, overlap = 0
PHY-3002 : Step(598): len = 4533.6, overlap = 0
PHY-3002 : Step(599): len = 4404.2, overlap = 0
PHY-3002 : Step(600): len = 4312.2, overlap = 0
PHY-3002 : Step(601): len = 4205.4, overlap = 0
PHY-3002 : Step(602): len = 4255.4, overlap = 0
PHY-3002 : Step(603): len = 3868.4, overlap = 0
PHY-3002 : Step(604): len = 3770.4, overlap = 0
PHY-3002 : Step(605): len = 3756, overlap = 0
PHY-3002 : Step(606): len = 3826.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009496s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (105.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(607): len = 3560.1, overlap = 1
PHY-3002 : Step(608): len = 3474.1, overlap = 1
PHY-3002 : Step(609): len = 3512.8, overlap = 1.25
PHY-3002 : Step(610): len = 3558, overlap = 1.25
PHY-3002 : Step(611): len = 3594.8, overlap = 1.25
PHY-3002 : Step(612): len = 3668.4, overlap = 1
PHY-3002 : Step(613): len = 3735.3, overlap = 1.25
PHY-3002 : Step(614): len = 3835.8, overlap = 1.25
PHY-3002 : Step(615): len = 3726.6, overlap = 1
PHY-3002 : Step(616): len = 3813.7, overlap = 0.75
PHY-3002 : Step(617): len = 3617, overlap = 0.5
PHY-3002 : Step(618): len = 3593.9, overlap = 0.5
PHY-3002 : Step(619): len = 3579.2, overlap = 0.5
PHY-3002 : Step(620): len = 3486.4, overlap = 0.75
PHY-3002 : Step(621): len = 3512.9, overlap = 0.5
PHY-3002 : Step(622): len = 3388.5, overlap = 0
PHY-3002 : Step(623): len = 3308.5, overlap = 0
PHY-3002 : Step(624): len = 3334.6, overlap = 0
PHY-3002 : Step(625): len = 3297.8, overlap = 0
PHY-3002 : Step(626): len = 3274.7, overlap = 0
PHY-3002 : Step(627): len = 3261.2, overlap = 0
PHY-3002 : Step(628): len = 3143.1, overlap = 0
PHY-3002 : Step(629): len = 3117.9, overlap = 0
PHY-3002 : Step(630): len = 3055.8, overlap = 0
PHY-3002 : Step(631): len = 3024.3, overlap = 0
PHY-3002 : Step(632): len = 3025.4, overlap = 0
PHY-3002 : Step(633): len = 2985.6, overlap = 0
PHY-3002 : Step(634): len = 2980.7, overlap = 0
PHY-3002 : Step(635): len = 2980.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.23075e-05
PHY-3002 : Step(636): len = 2972.2, overlap = 2.75
PHY-3002 : Step(637): len = 2972.2, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117758
PHY-3002 : Step(638): len = 2974.7, overlap = 3.25
PHY-3002 : Step(639): len = 2984.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00021345
PHY-3002 : Step(640): len = 3018.5, overlap = 3.25
PHY-3002 : Step(641): len = 3038.2, overlap = 3.25
PHY-3002 : Step(642): len = 3288.9, overlap = 3.25
PHY-3002 : Step(643): len = 3268.1, overlap = 2.5
PHY-3002 : Step(644): len = 3271.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017117s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (116.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(645): len = 5097.6, overlap = 1.75
PHY-3002 : Step(646): len = 4677.9, overlap = 4.25
PHY-3002 : Step(647): len = 4469.8, overlap = 5.25
PHY-3002 : Step(648): len = 4318.1, overlap = 5.25
PHY-3002 : Step(649): len = 4334.2, overlap = 5
PHY-3002 : Step(650): len = 4286.9, overlap = 5.25
PHY-3002 : Step(651): len = 4266.3, overlap = 5.25
PHY-3002 : Step(652): len = 4266.3, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017764s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (112.6%)

PHY-3001 : Legalized: Len = 5339.8, Over = 0
PHY-3001 : Final: Len = 5339.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6312, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 6432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016722s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (119.6%)

RUN-1003 : finish command "place" in  1.594948s wall, 2.330000s user + 0.500000s system = 2.830000s CPU (177.4%)

RUN-1004 : used memory is 199 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 124 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 119
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6312, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 6432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017310s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (115.5%)

PHY-1001 : End global routing;  0.192369s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (104.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023462s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (127.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 11944, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.153704s wall, 0.190000s user + 0.020000s system = 0.210000s CPU (136.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 11936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009928s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (100.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 11968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 11968
PHY-1001 : End DR Iter 2; 0.009800s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (102.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.676975s wall, 1.770000s user + 0.020000s system = 1.790000s CPU (106.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.067485s wall, 2.180000s user + 0.020000s system = 2.200000s CPU (106.4%)

RUN-1004 : used memory is 203 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1490
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 163 valid insts, and 5248 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.335278s wall, 2.490000s user + 0.000000s system = 2.490000s CPU (186.5%)

RUN-1004 : used memory is 203 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.083729s wall, 2.100000s user + 0.000000s system = 2.100000s CPU (100.8%)

RUN-1004 : used memory is 264 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.616238s wall, 3.020000s user + 1.510000s system = 4.530000s CPU (16.4%)

RUN-1004 : used memory is 233 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.181041s wall, 5.230000s user + 1.570000s system = 6.800000s CPU (22.5%)

RUN-1004 : used memory is 223 MB, reserved memory is 526 MB, peak memory is 526 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(123)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 323/5 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 74 instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/111 useful/useless nets, 141/21 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     i2/reg1_b1
SYN-1002 :     i4/reg0_b0
SYN-1002 :     i4/reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 193/0 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  5
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             30

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |14     |70     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 288/0 useful/useless nets, 234/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 442/0 useful/useless nets, 388/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.61), #lev = 2 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 134 instances into 58 LUTs, name keeping = 70%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 306/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 15 SEQ (176 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 77/161 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |209   |190   |68    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 106 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 772, tnet num: 229, tinst num: 122, tnode num: 930, tedge num: 1274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 158 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038015s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (131.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68805.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(653): len = 52074.8, overlap = 0
PHY-3002 : Step(654): len = 41117.2, overlap = 0
PHY-3002 : Step(655): len = 34751.6, overlap = 0
PHY-3002 : Step(656): len = 29378.5, overlap = 0
PHY-3002 : Step(657): len = 25137.3, overlap = 0
PHY-3002 : Step(658): len = 21293.2, overlap = 0
PHY-3002 : Step(659): len = 18006.3, overlap = 0
PHY-3002 : Step(660): len = 15734.4, overlap = 0
PHY-3002 : Step(661): len = 13028.5, overlap = 0
PHY-3002 : Step(662): len = 10936.8, overlap = 0
PHY-3002 : Step(663): len = 9782.3, overlap = 0
PHY-3002 : Step(664): len = 8841.1, overlap = 0
PHY-3002 : Step(665): len = 8015, overlap = 0
PHY-3002 : Step(666): len = 7701.9, overlap = 0
PHY-3002 : Step(667): len = 6721.6, overlap = 0
PHY-3002 : Step(668): len = 6244.2, overlap = 0
PHY-3002 : Step(669): len = 5836.2, overlap = 0
PHY-3002 : Step(670): len = 5444.5, overlap = 0
PHY-3002 : Step(671): len = 5293.9, overlap = 0
PHY-3002 : Step(672): len = 5213, overlap = 0
PHY-3002 : Step(673): len = 5225.3, overlap = 0
PHY-3002 : Step(674): len = 4743.2, overlap = 0
PHY-3002 : Step(675): len = 4629.1, overlap = 0
PHY-3002 : Step(676): len = 4440.3, overlap = 0
PHY-3002 : Step(677): len = 4445.6, overlap = 0
PHY-3002 : Step(678): len = 4499.2, overlap = 0
PHY-3002 : Step(679): len = 4247.8, overlap = 0
PHY-3002 : Step(680): len = 4189.3, overlap = 0
PHY-3002 : Step(681): len = 4003.8, overlap = 0
PHY-3002 : Step(682): len = 4010.2, overlap = 0
PHY-3002 : Step(683): len = 3960, overlap = 0
PHY-3002 : Step(684): len = 3979.4, overlap = 0
PHY-3002 : Step(685): len = 3757.4, overlap = 0
PHY-3002 : Step(686): len = 3679.7, overlap = 0
PHY-3002 : Step(687): len = 3679.7, overlap = 0
PHY-3002 : Step(688): len = 3596, overlap = 0
PHY-3002 : Step(689): len = 3596, overlap = 0
PHY-3002 : Step(690): len = 3539.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011100s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (90.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(691): len = 3540.5, overlap = 1
PHY-3002 : Step(692): len = 3559.7, overlap = 1
PHY-3002 : Step(693): len = 3570.1, overlap = 1
PHY-3002 : Step(694): len = 3486.5, overlap = 1.25
PHY-3002 : Step(695): len = 3483.7, overlap = 1.25
PHY-3002 : Step(696): len = 3633, overlap = 1.25
PHY-3002 : Step(697): len = 4009, overlap = 0
PHY-3002 : Step(698): len = 3666.6, overlap = 0
PHY-3002 : Step(699): len = 3610.3, overlap = 0
PHY-3002 : Step(700): len = 3556.4, overlap = 0
PHY-3002 : Step(701): len = 3537, overlap = 0
PHY-3002 : Step(702): len = 3386.2, overlap = 0
PHY-3002 : Step(703): len = 3294.5, overlap = 0
PHY-3002 : Step(704): len = 3271.5, overlap = 0
PHY-3002 : Step(705): len = 3244.1, overlap = 0
PHY-3002 : Step(706): len = 3181, overlap = 0
PHY-3002 : Step(707): len = 3198.2, overlap = 0
PHY-3002 : Step(708): len = 3225.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110783
PHY-3002 : Step(709): len = 3211.6, overlap = 2.25
PHY-3002 : Step(710): len = 3250.2, overlap = 2.25
PHY-3002 : Step(711): len = 3264.2, overlap = 2.5
PHY-3002 : Step(712): len = 3276.7, overlap = 2.5
PHY-3002 : Step(713): len = 3286.5, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000221565
PHY-3002 : Step(714): len = 3293.9, overlap = 2.75
PHY-3002 : Step(715): len = 3310.5, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000443131
PHY-3002 : Step(716): len = 3370.4, overlap = 2.75
PHY-3002 : Step(717): len = 3389.9, overlap = 2.5
PHY-3002 : Step(718): len = 3368.6, overlap = 2
PHY-3002 : Step(719): len = 3376.7, overlap = 2
PHY-3002 : Step(720): len = 3363.7, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020178s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (148.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(721): len = 5209.8, overlap = 2
PHY-3002 : Step(722): len = 4726.5, overlap = 2.5
PHY-3002 : Step(723): len = 4416.2, overlap = 4.25
PHY-3002 : Step(724): len = 4209.4, overlap = 4.5
PHY-3002 : Step(725): len = 4171.1, overlap = 4.25
PHY-3002 : Step(726): len = 4103.2, overlap = 4.5
PHY-3002 : Step(727): len = 4089.8, overlap = 4.5
PHY-3002 : Step(728): len = 4041.2, overlap = 4.5
PHY-3002 : Step(729): len = 4019.1, overlap = 4.5
PHY-3002 : Step(730): len = 4009.3, overlap = 4.25
PHY-3002 : Step(731): len = 3997.7, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016628s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (120.3%)

PHY-3001 : Legalized: Len = 5471.8, Over = 0
PHY-3001 : Final: Len = 5471.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6816, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 6960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017133s wall, 0.010000s user + 0.010000s system = 0.020000s CPU (116.7%)

RUN-1003 : finish command "place" in  1.674028s wall, 2.490000s user + 0.460000s system = 2.950000s CPU (176.2%)

RUN-1004 : used memory is 206 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 124 to 115
PHY-1001 : Pin misalignment score is improved from 115 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 111
PHY-1001 : Pin misalignment score is improved from 111 to 111
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 53 mslices, 53 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6816, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 6960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020236s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (98.8%)

PHY-1001 : End global routing;  0.197895s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023079s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (86.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 12544, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.181697s wall, 0.260000s user + 0.000000s system = 0.260000s CPU (143.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12544
PHY-1001 : End DR Iter 1; 0.007575s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (132.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.701737s wall, 1.830000s user + 0.000000s system = 1.830000s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.124023s wall, 2.290000s user + 0.010000s system = 2.300000s CPU (108.3%)

RUN-1004 : used memory is 210 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  190   out of  19600    0.97%
#reg                   68   out of  19600    0.35%
#le                   209
  #lut only           141   out of    209   67.46%
  #reg only            19   out of    209    9.09%
  #lut&reg             49   out of    209   23.44%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1490
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 181 valid insts, and 5250 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.413087s wall, 2.710000s user + 0.000000s system = 2.710000s CPU (191.8%)

RUN-1004 : used memory is 210 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.996485s wall, 2.020000s user + 0.000000s system = 2.020000s CPU (101.2%)

RUN-1004 : used memory is 271 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.657711s wall, 3.120000s user + 1.520000s system = 4.640000s CPU (16.8%)

RUN-1004 : used memory is 240 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.130106s wall, 5.230000s user + 1.590000s system = 6.820000s CPU (22.6%)

RUN-1004 : used memory is 230 MB, reserved memory is 526 MB, peak memory is 526 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.015405s wall, 2.020000s user + 0.020000s system = 2.040000s CPU (101.2%)

RUN-1004 : used memory is 271 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.624344s wall, 3.040000s user + 1.510000s system = 4.550000s CPU (16.5%)

RUN-1004 : used memory is 240 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.119081s wall, 5.150000s user + 1.580000s system = 6.730000s CPU (22.3%)

RUN-1004 : used memory is 230 MB, reserved memory is 526 MB, peak memory is 526 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.015702s wall, 2.050000s user + 0.010000s system = 2.060000s CPU (102.2%)

RUN-1004 : used memory is 271 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.390644s wall, 2.750000s user + 1.480000s system = 4.230000s CPU (15.4%)

RUN-1004 : used memory is 240 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.879880s wall, 4.880000s user + 1.550000s system = 6.430000s CPU (21.5%)

RUN-1004 : used memory is 230 MB, reserved memory is 526 MB, peak memory is 526 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: empty arguments are allowed only in SystemVerilog in ../src/vga_test_pattern_top.v(80)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(127)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(181)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(123)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(123)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: syntax error near '{' in ../src/vga_test_pattern_top.v(69)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(70)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(71)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(72)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(73)
HDL-8007 ERROR: syntax error near 'endcase' in ../src/vga_test_pattern_top.v(74)
HDL-8007 ERROR: Verilog 2000 keyword endcase used in incorrect context in ../src/vga_test_pattern_top.v(74)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(137)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(191)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-8007 ERROR: syntax error near '{' in ../src/vga_test_pattern_top.v(69)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(70)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(71)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(72)
HDL-8007 ERROR: syntax error near '2' in ../src/vga_test_pattern_top.v(73)
HDL-8007 ERROR: syntax error near 'endcase' in ../src/vga_test_pattern_top.v(74)
HDL-8007 ERROR: Verilog 2000 keyword endcase used in incorrect context in ../src/vga_test_pattern_top.v(74)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(137)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/vga_test_pattern_top.v(191)
HDL-1007 : Verilog file '../src/vga_test_pattern_top.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(139)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-8007 ERROR: net 'i_pattern[2]' is constantly driven from multiple places in ../src/vga_test_pattern_top.v(65)
HDL-8007 ERROR: another driver from here in ../src/vga_test_pattern_top.v(77)
HDL-1007 : module 'vga_test_pattern_top' remains a black box, due to errors in its contents in ../src/vga_test_pattern_top.v(13)
HDL-8007 ERROR: vga_test_pattern_top is a black box in ../src/vga_test_pattern_top.v(13)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(139)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
USR-6010 WARNING: ADC constraints: pin sel0 has no constraint.
USR-6010 WARNING: ADC constraints: pin sel1 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 328/5 useful/useless nets, 271/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 231/103 useful/useless nets, 174/20 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 9 distributor mux.
SYN-1016 : Merged 28 instances.
SYN-1015 : Optimize round 2, 75 better
SYN-1014 : Optimize round 3
SYN-1032 : 208/18 useful/useless nets, 151/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 208/0 useful/useless nets, 151/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates           95
  #and                  8
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 76
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |76     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 165/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 305/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 305/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 461/0 useful/useless nets, 405/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 60 (3.53), #lev = 2 (1.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 142 instances into 61 LUTs, name keeping = 72%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 374/0 useful/useless nets, 318/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 40 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (40 nodes)...
SYN-4004 : #1: Packed 17 SEQ (190 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 85/171 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                   74   out of  19600    0.38%
#le                   217
  #lut only           143   out of    217   65.90%
  #reg only            23   out of    217   10.60%
  #lut&reg             51   out of    217   23.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |217   |194   |74    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (46 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 130 instances
RUN-1001 : 55 mslices, 55 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 246 nets
RUN-1001 : 152 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 128 instances, 110 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 816, tnet num: 244, tinst num: 128, tnode num: 987, tedge num: 1335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 92 clock pins, and constraint 171 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036340s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (137.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64303.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(732): len = 42087.7, overlap = 0
PHY-3002 : Step(733): len = 33279, overlap = 0
PHY-3002 : Step(734): len = 29161.2, overlap = 0
PHY-3002 : Step(735): len = 25045.9, overlap = 0
PHY-3002 : Step(736): len = 21169, overlap = 0
PHY-3002 : Step(737): len = 19014, overlap = 0
PHY-3002 : Step(738): len = 17028.4, overlap = 0
PHY-3002 : Step(739): len = 15664.5, overlap = 0
PHY-3002 : Step(740): len = 14291.9, overlap = 0
PHY-3002 : Step(741): len = 12856.5, overlap = 0
PHY-3002 : Step(742): len = 11286.6, overlap = 0
PHY-3002 : Step(743): len = 10341.6, overlap = 0
PHY-3002 : Step(744): len = 9820.3, overlap = 0
PHY-3002 : Step(745): len = 8302.7, overlap = 0
PHY-3002 : Step(746): len = 7579.7, overlap = 0
PHY-3002 : Step(747): len = 6978.6, overlap = 0
PHY-3002 : Step(748): len = 6743.1, overlap = 0
PHY-3002 : Step(749): len = 6663.1, overlap = 0
PHY-3002 : Step(750): len = 6582.2, overlap = 0
PHY-3002 : Step(751): len = 6174.6, overlap = 0
PHY-3002 : Step(752): len = 5863.1, overlap = 0
PHY-3002 : Step(753): len = 5635.1, overlap = 0
PHY-3002 : Step(754): len = 5636.8, overlap = 0
PHY-3002 : Step(755): len = 5799.1, overlap = 0
PHY-3002 : Step(756): len = 5586.1, overlap = 0
PHY-3002 : Step(757): len = 5689.5, overlap = 0
PHY-3002 : Step(758): len = 5485.1, overlap = 0
PHY-3002 : Step(759): len = 5399.7, overlap = 0
PHY-3002 : Step(760): len = 5280.6, overlap = 0
PHY-3002 : Step(761): len = 5272.7, overlap = 0
PHY-3002 : Step(762): len = 5223.7, overlap = 0
PHY-3002 : Step(763): len = 5048.4, overlap = 0
PHY-3002 : Step(764): len = 4776.8, overlap = 0
PHY-3002 : Step(765): len = 4717.5, overlap = 0
PHY-3002 : Step(766): len = 4763.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012636s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (79.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(767): len = 4637.7, overlap = 1
PHY-3002 : Step(768): len = 4629.5, overlap = 1.25
PHY-3002 : Step(769): len = 4629.5, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69276e-05
PHY-3002 : Step(770): len = 4594.9, overlap = 6.25
PHY-3002 : Step(771): len = 4611.2, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38553e-05
PHY-3002 : Step(772): len = 4636.6, overlap = 6.5
PHY-3002 : Step(773): len = 4650.3, overlap = 6.5
PHY-3002 : Step(774): len = 4619.5, overlap = 4.75
PHY-3002 : Step(775): len = 4664, overlap = 3.5
PHY-3002 : Step(776): len = 4745.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.77106e-05
PHY-3002 : Step(777): len = 4680.9, overlap = 2.5
PHY-3002 : Step(778): len = 4710.2, overlap = 2.75
PHY-3002 : Step(779): len = 4757.6, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021409s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (93.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00628251
PHY-3002 : Step(780): len = 7826.5, overlap = 1
PHY-3002 : Step(781): len = 7482.2, overlap = 1.25
PHY-3002 : Step(782): len = 6649.9, overlap = 3.5
PHY-3002 : Step(783): len = 6513.9, overlap = 3.5
PHY-3002 : Step(784): len = 6361, overlap = 3.75
PHY-3002 : Step(785): len = 6259.8, overlap = 4
PHY-3002 : Step(786): len = 6166.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00901574
PHY-3002 : Step(787): len = 6202.9, overlap = 4
PHY-3002 : Step(788): len = 6210.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0180315
PHY-3002 : Step(789): len = 6203.7, overlap = 4
PHY-3002 : Step(790): len = 6203.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017632s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (113.4%)

PHY-3001 : Legalized: Len = 7250.4, Over = 0
PHY-3001 : Final: Len = 7250.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8696, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 8720, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 8792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023431s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (170.7%)

RUN-1003 : finish command "place" in  1.419856s wall, 2.180000s user + 0.290000s system = 2.470000s CPU (174.0%)

RUN-1004 : used memory is 215 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 127 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 116
PHY-1001 : Pin misalignment score is improved from 116 to 116
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 130 instances
RUN-1001 : 55 mslices, 55 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 246 nets
RUN-1001 : 152 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8696, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 8720, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 8792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025087s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (159.4%)

PHY-1001 : End global routing;  0.202115s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (108.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023955s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (125.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 16544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.327242s wall, 0.400000s user + 0.010000s system = 0.410000s CPU (125.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16536, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16536
PHY-1001 : End DR Iter 1; 0.008040s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (124.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.845335s wall, 1.990000s user + 0.010000s system = 2.000000s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.274934s wall, 2.470000s user + 0.010000s system = 2.480000s CPU (109.0%)

RUN-1004 : used memory is 219 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                   74   out of  19600    0.38%
#le                   217
  #lut only           143   out of    217   65.90%
  #reg only            23   out of    217   10.60%
  #lut&reg             51   out of    217   23.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 130
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 246, pip num: 1660
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 257 valid insts, and 5639 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.819240s wall, 3.780000s user + 0.000000s system = 3.780000s CPU (207.8%)

RUN-1004 : used memory is 219 MB, reserved memory is 526 MB, peak memory is 526 MB
GUI-5004 WARNING: sel0 has not been assigned location ...
GUI-5004 WARNING: sel1 has not been assigned location ...
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(139)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 328/5 useful/useless nets, 271/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 231/103 useful/useless nets, 174/20 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 9 distributor mux.
SYN-1016 : Merged 28 instances.
SYN-1015 : Optimize round 2, 75 better
SYN-1014 : Optimize round 3
SYN-1032 : 208/18 useful/useless nets, 151/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 208/0 useful/useless nets, 151/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates           95
  #and                  8
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 76
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |76     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 165/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 305/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 305/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 461/0 useful/useless nets, 405/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 60 (3.53), #lev = 2 (1.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 142 instances into 61 LUTs, name keeping = 72%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 374/0 useful/useless nets, 318/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 40 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (40 nodes)...
SYN-4004 : #1: Packed 17 SEQ (190 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 85/171 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                   74   out of  19600    0.38%
#le                   217
  #lut only           143   out of    217   65.90%
  #reg only            23   out of    217   10.60%
  #lut&reg             51   out of    217   23.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |217   |194   |74    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (46 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 130 instances
RUN-1001 : 55 mslices, 55 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 246 nets
RUN-1001 : 152 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 128 instances, 110 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 816, tnet num: 244, tinst num: 128, tnode num: 987, tedge num: 1336.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 92 clock pins, and constraint 171 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037859s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (132.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63962.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(791): len = 41896.3, overlap = 0
PHY-3002 : Step(792): len = 33090.6, overlap = 0
PHY-3002 : Step(793): len = 29051.4, overlap = 0
PHY-3002 : Step(794): len = 24835.2, overlap = 0
PHY-3002 : Step(795): len = 21011, overlap = 0
PHY-3002 : Step(796): len = 18708.2, overlap = 0
PHY-3002 : Step(797): len = 16711.2, overlap = 0
PHY-3002 : Step(798): len = 15180.2, overlap = 0
PHY-3002 : Step(799): len = 13790.6, overlap = 0
PHY-3002 : Step(800): len = 12318.5, overlap = 0
PHY-3002 : Step(801): len = 10901.4, overlap = 0
PHY-3002 : Step(802): len = 9936.5, overlap = 0
PHY-3002 : Step(803): len = 9346.2, overlap = 0
PHY-3002 : Step(804): len = 8197.4, overlap = 0
PHY-3002 : Step(805): len = 7662.6, overlap = 0
PHY-3002 : Step(806): len = 6939.7, overlap = 0
PHY-3002 : Step(807): len = 6674.5, overlap = 0
PHY-3002 : Step(808): len = 6547, overlap = 0
PHY-3002 : Step(809): len = 6111.8, overlap = 0
PHY-3002 : Step(810): len = 6050.6, overlap = 0
PHY-3002 : Step(811): len = 5664.9, overlap = 0
PHY-3002 : Step(812): len = 5598.9, overlap = 0
PHY-3002 : Step(813): len = 5457.9, overlap = 0
PHY-3002 : Step(814): len = 5426, overlap = 0
PHY-3002 : Step(815): len = 5268.2, overlap = 0
PHY-3002 : Step(816): len = 5308.9, overlap = 0
PHY-3002 : Step(817): len = 5213.8, overlap = 0
PHY-3002 : Step(818): len = 5216.3, overlap = 0
PHY-3002 : Step(819): len = 5182, overlap = 0
PHY-3002 : Step(820): len = 5325.2, overlap = 0
PHY-3002 : Step(821): len = 5509, overlap = 0
PHY-3002 : Step(822): len = 5233.3, overlap = 0
PHY-3002 : Step(823): len = 5266.5, overlap = 0
PHY-3002 : Step(824): len = 5319.2, overlap = 0
PHY-3002 : Step(825): len = 4941.7, overlap = 0
PHY-3002 : Step(826): len = 4851.8, overlap = 0
PHY-3002 : Step(827): len = 4851.8, overlap = 0
PHY-3002 : Step(828): len = 4741.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012315s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (81.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(829): len = 4713.4, overlap = 0
PHY-3002 : Step(830): len = 4713.4, overlap = 0
PHY-3002 : Step(831): len = 4691.2, overlap = 0
PHY-3002 : Step(832): len = 4691.2, overlap = 0
PHY-3002 : Step(833): len = 4674.7, overlap = 0
PHY-3002 : Step(834): len = 4674.7, overlap = 0
PHY-3002 : Step(835): len = 4659.7, overlap = 0
PHY-3002 : Step(836): len = 4659.7, overlap = 0
PHY-3002 : Step(837): len = 4646.7, overlap = 0
PHY-3002 : Step(838): len = 4646.7, overlap = 0
PHY-3002 : Step(839): len = 4632.4, overlap = 0
PHY-3002 : Step(840): len = 4632.4, overlap = 0
PHY-3002 : Step(841): len = 4619.9, overlap = 0
PHY-3002 : Step(842): len = 4619.9, overlap = 0
PHY-3002 : Step(843): len = 4607.3, overlap = 0
PHY-3002 : Step(844): len = 4607.3, overlap = 0
PHY-3002 : Step(845): len = 4599, overlap = 0
PHY-3002 : Step(846): len = 4599, overlap = 0
PHY-3002 : Step(847): len = 4586.1, overlap = 0
PHY-3002 : Step(848): len = 4586.1, overlap = 0
PHY-3002 : Step(849): len = 4579.2, overlap = 0
PHY-3002 : Step(850): len = 4579.2, overlap = 0
PHY-3002 : Step(851): len = 4565.4, overlap = 0
PHY-3002 : Step(852): len = 4565, overlap = 0
PHY-3002 : Step(853): len = 4565, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71145e-05
PHY-3002 : Step(854): len = 4568.4, overlap = 2.25
PHY-3002 : Step(855): len = 4568.4, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4229e-05
PHY-3002 : Step(856): len = 4559.6, overlap = 2.25
PHY-3002 : Step(857): len = 4559.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020690s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (96.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00183269
PHY-3002 : Step(858): len = 6825.7, overlap = 1.75
PHY-3002 : Step(859): len = 6298.2, overlap = 2
PHY-3002 : Step(860): len = 6185.7, overlap = 2
PHY-3002 : Step(861): len = 5977.2, overlap = 2.25
PHY-3002 : Step(862): len = 5910.8, overlap = 2.25
PHY-3002 : Step(863): len = 5847.3, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00366538
PHY-3002 : Step(864): len = 5863.1, overlap = 2.25
PHY-3002 : Step(865): len = 5881.4, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00733075
PHY-3002 : Step(866): len = 5864, overlap = 2.5
PHY-3002 : Step(867): len = 5844, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016925s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (118.2%)

PHY-3001 : Legalized: Len = 6818.4, Over = 0
PHY-3001 : Final: Len = 6818.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8192, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018643s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (160.9%)

RUN-1003 : finish command "place" in  1.632510s wall, 2.470000s user + 0.420000s system = 2.890000s CPU (177.0%)

RUN-1004 : used memory is 222 MB, reserved memory is 526 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 132 to 120
PHY-1001 : Pin misalignment score is improved from 120 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 130 instances
RUN-1001 : 55 mslices, 55 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 246 nets
RUN-1001 : 152 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8192, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019414s wall, 0.010000s user + 0.020000s system = 0.030000s CPU (154.5%)

PHY-1001 : End global routing;  0.197208s wall, 0.200000s user + 0.020000s system = 0.220000s CPU (111.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.030472s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (131.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.269862s wall, 0.340000s user + 0.000000s system = 0.340000s CPU (126.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15920
PHY-1001 : End DR Iter 1; 0.007003s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (142.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.770186s wall, 1.880000s user + 0.000000s system = 1.880000s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.197704s wall, 2.340000s user + 0.020000s system = 2.360000s CPU (107.4%)

RUN-1004 : used memory is 226 MB, reserved memory is 533 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                   74   out of  19600    0.38%
#le                   217
  #lut only           143   out of    217   65.90%
  #reg only            23   out of    217   10.60%
  #lut&reg             51   out of    217   23.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 130
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 246, pip num: 1599
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 213 valid insts, and 5523 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.506789s wall, 3.040000s user + 0.000000s system = 3.040000s CPU (201.8%)

RUN-1004 : used memory is 226 MB, reserved memory is 533 MB, peak memory is 533 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.981468s wall, 2.010000s user + 0.000000s system = 2.010000s CPU (101.4%)

RUN-1004 : used memory is 288 MB, reserved memory is 533 MB, peak memory is 533 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.870445s wall, 3.260000s user + 1.460000s system = 4.720000s CPU (16.9%)

RUN-1004 : used memory is 257 MB, reserved memory is 533 MB, peak memory is 533 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.326282s wall, 5.360000s user + 1.520000s system = 6.880000s CPU (22.7%)

RUN-1004 : used memory is 247 MB, reserved memory is 533 MB, peak memory is 533 MB
GUI-1001 : Download success!
