Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Daniel\Desktop\github\wabscbr-repos\WABSCBR-nano\nano-system\DE2_115_BluetoothSPP_Master\Qsys.qsys --block-symbol-file --output-directory=C:\Users\Daniel\Desktop\github\wabscbr-repos\WABSCBR-nano\nano-system\DE2_115_BluetoothSPP_Master\Qsys --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_BluetoothSPP_Master/Qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio_controller [altera_avalon_pio 16.1]
Progress: Parameterizing module gpio_controller
Progress: Adding hc_05_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module hc_05_uart
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding spi_csn [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_csn
Progress: Adding spi_miso [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_miso
Progress: Adding spi_mosi [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_mosi
Progress: Adding spi_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_sck
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys.spi_csn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.spi_mosi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.spi_sck: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Daniel\Desktop\github\wabscbr-repos\WABSCBR-nano\nano-system\DE2_115_BluetoothSPP_Master\Qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\Daniel\Desktop\github\wabscbr-repos\WABSCBR-nano\nano-system\DE2_115_BluetoothSPP_Master\Qsys\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_BluetoothSPP_Master/Qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio_controller [altera_avalon_pio 16.1]
Progress: Parameterizing module gpio_controller
Progress: Adding hc_05_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module hc_05_uart
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding spi_csn [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_csn
Progress: Adding spi_miso [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_miso
Progress: Adding spi_mosi [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_mosi
Progress: Adding spi_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module spi_sck
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys.spi_csn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.spi_mosi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.spi_sck: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: altpll_0: "Qsys" instantiated altpll "altpll_0"
Info: gpio_controller: Starting RTL generation for module 'Qsys_gpio_controller'
Info: gpio_controller:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_gpio_controller --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0003_gpio_controller_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0003_gpio_controller_gen//Qsys_gpio_controller_component_configuration.pl  --do_build_sim=0  ]
Info: gpio_controller: Done RTL generation for module 'Qsys_gpio_controller'
Info: gpio_controller: "Qsys" instantiated altera_avalon_pio "gpio_controller"
Info: hc_05_uart: Starting RTL generation for module 'Qsys_hc_05_uart'
Info: hc_05_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_hc_05_uart --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0004_hc_05_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0004_hc_05_uart_gen//Qsys_hc_05_uart_component_configuration.pl  --do_build_sim=0  ]
Info: hc_05_uart: Done RTL generation for module 'Qsys_hc_05_uart'
Info: hc_05_uart: "Qsys" instantiated altera_avalon_uart "hc_05_uart"
Info: jtag_uart_0: Starting RTL generation for module 'Qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart_0 --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0005_jtag_uart_0_gen//Qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Qsys_jtag_uart_0'
Info: jtag_uart_0: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_clock_crossing_bridge_0: "Qsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: nios2_gen2_0: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_key: Starting RTL generation for module 'Qsys_pio_key'
Info: pio_key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_pio_key --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0007_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0007_pio_key_gen//Qsys_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'Qsys_pio_key'
Info: pio_key: "Qsys" instantiated altera_avalon_pio "pio_key"
Info: sdram: Starting RTL generation for module 'Qsys_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0008_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Qsys_sdram'
Info: sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: spi_csn: Starting RTL generation for module 'Qsys_spi_csn'
Info: spi_csn:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_spi_csn --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0009_spi_csn_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0009_spi_csn_gen//Qsys_spi_csn_component_configuration.pl  --do_build_sim=0  ]
Info: spi_csn: Done RTL generation for module 'Qsys_spi_csn'
Info: spi_csn: "Qsys" instantiated altera_avalon_pio "spi_csn"
Info: timer_0: Starting RTL generation for module 'Qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer_0 --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0010_timer_0_gen//Qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'Qsys_timer_0'
Info: timer_0: "Qsys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_0_cpu --dir=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt9102_4909828219570050609.dir/0014_cpu_gen//Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.19 19:06:41 (*) Starting Nios II generation
Info: cpu: # 2022.04.19 19:06:41 (*)   Checking for plaintext license.
Info: cpu: # 2022.04.19 19:06:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2022.04.19 19:06:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.19 19:06:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.19 19:06:42 (*)   Plaintext license not found.
Info: cpu: # 2022.04.19 19:06:42 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.04.19 19:06:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2022.04.19 19:06:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.19 19:06:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.19 19:06:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.04.19 19:06:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.19 19:06:43 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.19 19:06:43 (*)     Testbench
Info: cpu: # 2022.04.19 19:06:43 (*)     Instruction decoding
Info: cpu: # 2022.04.19 19:06:43 (*)       Instruction fields
Info: cpu: # 2022.04.19 19:06:43 (*)       Instruction decodes
Info: cpu: # 2022.04.19 19:06:44 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.04.19 19:06:44 (*)       Instruction controls
Info: cpu: # 2022.04.19 19:06:44 (*)     Pipeline frontend
Info: cpu: # 2022.04.19 19:06:44 (*)     Pipeline backend
Info: cpu: # 2022.04.19 19:06:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.19 19:06:49 (*)   Creating encrypted RTL
Info: cpu: # 2022.04.19 19:06:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys: Done "Qsys" with 45 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
