// Seed: 2515404914
module module_0 (
    output uwire id_0,
    output uwire id_1
);
  id_3 :
  assert property (@(negedge id_3) id_3)
  else $unsigned(18);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd98,
    parameter id_5 = 32'd24,
    parameter id_6 = 32'd15
) (
    output tri1 id_0,
    input  tri0 id_1
);
  wire _id_3;
  id_4 :
  assert property (@(posedge id_4) id_1)
  else $signed(36);
  ;
  wire _id_5;
  ;
  assign id_0 = 1;
  wire _id_6;
  wire [id_3 : id_5] id_7;
  wire id_8, id_9;
  wire [1 'b0 : id_6] id_10;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
