<dec f='llvm/build/lib/Target/Mips/MipsGenInstrInfo.inc' l='399' type='384'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='2269' u='r' c='_ZN4llvm16MipsDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='2269' u='r' c='_ZN4llvm16MipsDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16ISelLowering.cpp' l='219' c='_ZNK4llvm20Mips16TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='169' c='_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='174' u='r' c='_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='444' u='r' c='_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj'/>
