Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Jun  5 17:54:38 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cms_pix_28_fw_top_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.212        0.000                      0                26511        0.022        0.000                      0                26511        0.975        0.000                       0                  9064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.785        0.000                      0                18276        0.022        0.000                      0                18276        3.500        0.000                       0                  9052  
clk_pl_1            0.729        0.000                      0                   16        0.055        0.000                      0                   16        0.975        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      clk_pl_1            0.212        0.000                      0                   14        0.079        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.258        0.000                      0                 8216        1.633        0.000                      0                 8216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.328ns (6.712%)  route 4.559ns (93.288%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.500ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.838     6.524    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X39Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     6.648 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.051     6.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[5]
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.369    11.499    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.090    11.589    
                         clock uncertainty           -0.130    11.459    
    SLICE_X39Y52         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.484    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.327ns (6.862%)  route 4.439ns (93.138%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.500ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.719     6.404    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X42Y53         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     6.527 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.050     6.577    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[13]
    SLICE_X42Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.387    11.517    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.130    11.477    
    SLICE_X42Y53         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.502    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.353ns (7.402%)  route 4.416ns (92.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.687     6.373    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     6.522 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.059     6.581    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[6]
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y51         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.506    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.326ns (6.846%)  route 4.436ns (93.154%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.500ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.717     6.402    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X42Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.524 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.049     6.573    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[11]
    SLICE_X42Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.387    11.517    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.130    11.477    
    SLICE_X42Y53         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.502    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.352ns (7.399%)  route 4.405ns (92.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.500ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.686     6.372    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X42Y54         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.520 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.049     6.569    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[17]
    SLICE_X42Y54         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.383    11.513    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y54         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.090    11.603    
                         clock uncertainty           -0.130    11.473    
    SLICE_X42Y54         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.498    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.354ns (7.444%)  route 4.402ns (92.556%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.679     6.364    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     6.514 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.053     6.567    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[7]
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y51         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.506    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.327ns (6.903%)  route 4.410ns (93.097%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.674     6.360    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     6.483 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.066     6.549    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[2]
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y51         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.506    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.326ns (6.888%)  route 4.407ns (93.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.665     6.350    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.472 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.072     6.544    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[1]
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y51         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.506    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.293ns (6.220%)  route 4.418ns (93.780%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.500ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.699     6.384    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X42Y55         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.473 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.049     6.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[26]
    SLICE_X42Y55         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.383    11.513    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y55         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.090    11.603    
                         clock uncertainty           -0.130    11.473    
    SLICE_X42Y55         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.498    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.254ns (5.410%)  route 4.441ns (94.590%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.557ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.500ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X29Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.890 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[10]/Q
                         net (fo=1, routed)           1.351     3.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdAddr[8]
    SLICE_X39Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.331 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9/O
                         net (fo=1, routed)           1.319     4.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_9_n_0
    SLICE_X32Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2/O
                         net (fo=32, routed)          1.721     6.407    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_2_n_0
    SLICE_X42Y54         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.457 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.050     6.507    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[16]
    SLICE_X42Y54         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.383    11.513    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y54         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.090    11.603    
                         clock uncertainty           -0.130    11.473    
    SLICE_X42Y54         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.498    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.081ns (28.373%)  route 0.204ns (71.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.357ns (routing 0.500ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.557ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.357     1.487    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X39Y118        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.546 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.168     1.714    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.736 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.036     1.772    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state__0[0]
    SLICE_X37Y120        FDSE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.617     1.780    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X37Y120        FDSE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.090     1.690    
    SLICE_X37Y120        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.750    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.059ns (47.919%)  route 0.064ns (52.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.885ns (routing 0.306ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.347ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.885     0.978    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.016 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=6, routed)           0.058     1.074    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X41Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     1.095 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     1.101    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.974     1.090    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.064     1.026    
    SLICE_X41Y119        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.073    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.518%)  route 0.146ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.557ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.365     1.495    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDSE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.556 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.146     1.701    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.611     1.774    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.090     1.684    
    SLICE_X41Y120        FDRE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.013     1.671    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.518%)  route 0.146ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.557ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.365     1.495    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDSE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.556 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.146     1.701    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.611     1.774    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.090     1.684    
    SLICE_X41Y120        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     1.671    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.518%)  route 0.146ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.557ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.365     1.495    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDSE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.556 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.146     1.701    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.611     1.774    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.090     1.684    
    SLICE_X41Y120        FDRE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.013     1.671    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.518%)  route 0.146ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.557ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.365     1.495    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDSE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.556 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.146     1.701    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.611     1.774    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.090     1.684    
    SLICE_X41Y120        FDRE (Hold_DFF_SLICEM_C_CE)
                                                     -0.014     1.670    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.518%)  route 0.146ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.557ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.365     1.495    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDSE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.556 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.146     1.701    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.611     1.774    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.090     1.684    
    SLICE_X41Y120        FDRE (Hold_CFF_SLICEM_C_CE)
                                                     -0.014     1.670    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.518%)  route 0.146ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.557ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.365     1.495    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y119        FDSE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.556 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.146     1.701    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.611     1.774    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y120        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.090     1.684    
    SLICE_X41Y120        FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.014     1.670    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.844ns (routing 0.306ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.347ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.844     0.937    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X37Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.976 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.025     1.001    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X37Y110        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.025 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[2]_i_1/O
                         net (fo=1, routed)           0.009     1.034    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[2]
    SLICE_X37Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.965     1.081    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X37Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.130     0.951    
    SLICE_X37Y110        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.998    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.872ns (routing 0.306ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.347ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.872     0.965    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y56         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.004 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.104     1.108    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X40Y55         SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.015     1.131    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X40Y55         SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.100     1.031    
    SLICE_X40Y55         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.039     1.070    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y55  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y55  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y56  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y53  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.377ns (23.833%)  route 1.205ns (76.167%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.229     2.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[5]
    SLICE_X40Y52         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.171     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.238     2.777    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     2.827 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.223     4.304    
                         clock uncertainty           -0.107     4.198    
    SLICE_X39Y51         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     4.124    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.377ns (23.833%)  route 1.205ns (76.167%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.229     2.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[5]
    SLICE_X40Y52         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.171     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.238     2.777    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     2.827 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism              0.223     4.304    
                         clock uncertainty           -0.107     4.198    
    SLICE_X39Y51         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     4.124    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.377ns (23.833%)  route 1.205ns (76.167%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.229     2.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[5]
    SLICE_X40Y52         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.171     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.238     2.777    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     2.827 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism              0.223     4.304    
                         clock uncertainty           -0.107     4.198    
    SLICE_X39Y51         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     4.124    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.377ns (23.833%)  route 1.205ns (76.167%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.229     2.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[5]
    SLICE_X40Y52         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.171     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.238     2.777    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     2.827 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
                         clock pessimism              0.223     4.304    
                         clock uncertainty           -0.107     4.198    
    SLICE_X39Y51         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     4.124    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.377ns (23.833%)  route 1.205ns (76.167%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.229     2.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[5]
    SLICE_X40Y52         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.171     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.238     2.777    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     2.827 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism              0.223     4.304    
                         clock uncertainty           -0.107     4.198    
    SLICE_X39Y51         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     4.124    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.393ns (28.655%)  route 0.978ns (71.345%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.843ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.654     1.817    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.896 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.110     2.007    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[0]
    SLICE_X40Y51         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.132 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_7/O
                         net (fo=1, routed)           0.213     2.345    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_7_n_0
    SLICE_X41Y51         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.445 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4/O
                         net (fo=1, routed)           0.260     2.705    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.757 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2/O
                         net (fo=1, routed)           0.323     3.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2_n_0
    SLICE_X41Y52         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.117 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.072     3.189    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_26
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.152     4.234    
                         clock uncertainty           -0.107     4.127    
    SLICE_X41Y52         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.152    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.317ns (25.305%)  route 0.936ns (74.695%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 4.077 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.759ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.893 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.311     2.204    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[2]
    SLICE_X40Y52         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.353 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4/O
                         net (fo=1, routed)           0.219     2.572    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4_n_0
    SLICE_X40Y52         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.623 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_2/O
                         net (fo=1, routed)           0.357     2.980    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg
    SLICE_X39Y52         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     3.016 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.049     3.065    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.445     4.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism              0.198     4.275    
                         clock uncertainty           -0.107     4.168    
    SLICE_X39Y52         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.193    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.417ns (36.777%)  route 0.717ns (63.223%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 4.084 - 2.500 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.843ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.759ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.649     1.812    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.229     2.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_reg[5]
    SLICE_X40Y52         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.171     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.266     2.805    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.895 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.051     2.946    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.452     4.084    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.209     4.293    
                         clock uncertainty           -0.107     4.186    
    SLICE_X39Y51         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.211    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.797%)  route 0.367ns (62.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 4.131 - 2.500 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.843ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.759ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.646     1.809    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.887 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/Q
                         net (fo=1, routed)           0.295     2.182    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk[0]
    SLICE_X40Y61         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_iob_i_1/O
                         net (fo=1, routed)           0.072     2.399    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg_0
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.499     4.131    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                         clock pessimism              0.115     4.246    
                         clock uncertainty           -0.107     4.139    
    SLICE_X40Y61         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.164    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.202ns (35.441%)  route 0.368ns (64.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.843ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.654     1.817    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.896 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.318     2.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_0[0]
    SLICE_X39Y51         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.337 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[3]_i_1/O
                         net (fo=1, routed)           0.050     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[3]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism              0.209     4.291    
                         clock uncertainty           -0.107     4.184    
    SLICE_X39Y51         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.209    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.209    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                  1.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.433%)  route 0.036ns (33.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.030     1.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X39Y51         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.105 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     1.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[2]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism             -0.146     1.009    
    SLICE_X39Y51         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.056    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.062ns (29.384%)  route 0.149ns (70.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.906ns (routing 0.462ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.523ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.906     0.999    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/Q
                         net (fo=1, routed)           0.133     1.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel[0]
    SLICE_X39Y61         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.194 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/super_pixel_sel_iob_i_1/O
                         net (fo=1, routed)           0.016     1.210    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg_0
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.066     1.182    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                         clock pessimism             -0.084     1.098    
    SLICE_X39Y61         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.144    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.074ns (61.472%)  route 0.046ns (38.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.030     1.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X39Y51         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.107 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.123    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[1]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism             -0.146     1.009    
    SLICE_X39Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.055    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.096ns (67.903%)  route 0.045ns (32.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.039     1.081    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X39Y51         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     1.138 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     1.144    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[4]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
                         clock pessimism             -0.146     1.009    
    SLICE_X39Y51         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.056    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.075ns (52.676%)  route 0.067ns (47.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.052     1.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X39Y51         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.130 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[5]_i_2/O
                         net (fo=1, routed)           0.015     1.145    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[5]_i_2_n_0
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism             -0.146     1.009    
    SLICE_X39Y51         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.055    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.096ns (39.344%)  route 0.148ns (60.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.906ns (routing 0.462ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.523ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.906     0.999    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.038 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/Q
                         net (fo=1, routed)           0.142     1.180    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana[0]
    SLICE_X39Y61         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.057     1.237 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_ana_iob_i_1/O
                         net (fo=1, routed)           0.006     1.243    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg_0
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.066     1.182    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                         clock pessimism             -0.084     1.098    
    SLICE_X39Y61         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.145    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.098ns (63.480%)  route 0.056ns (36.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.039     1.081    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X39Y51         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     1.140 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[3]_i_1/O
                         net (fo=1, routed)           0.017     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[3]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism             -0.146     1.009    
    SLICE_X39Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.055    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.098ns (35.000%)  route 0.182ns (65.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.911ns (routing 0.462ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.523ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.911     1.004    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.043 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/Q
                         net (fo=1, routed)           0.156     1.199    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk[0]
    SLICE_X40Y61         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.059     1.258 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_iob_i_1/O
                         net (fo=1, routed)           0.026     1.284    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg_0
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.074     1.190    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                         clock pessimism             -0.084     1.106    
    SLICE_X40Y61         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.152    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.085ns (40.636%)  route 0.124ns (59.364%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.523ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.044 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.061     1.105    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[2]
    SLICE_X39Y52         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.127 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_i_3/O
                         net (fo=2, routed)           0.047     1.174    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y52         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.196 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.016     1.212    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.034     1.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism             -0.134     1.016    
    SLICE_X39Y52         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.062    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.098ns (36.761%)  route 0.169ns (63.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.523ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.044 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.061     1.105    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[2]
    SLICE_X39Y52         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.127 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_i_3/O
                         net (fo=2, routed)           0.081     1.208    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_reg
    SLICE_X41Y52         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.243 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.026     1.269    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_26
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.041     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism             -0.107     1.050    
    SLICE_X41Y52         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.096    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y51  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y51  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y51  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y51  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y51  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y61  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y52  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.264ns (13.550%)  route 1.684ns (86.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.343     3.064    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.099 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.666    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X39Y51         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.264ns (13.550%)  route 1.684ns (86.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.343     3.064    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.099 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.666    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X39Y51         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.264ns (13.550%)  route 1.684ns (86.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.343     3.064    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.099 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.666    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X39Y51         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.264ns (13.550%)  route 1.684ns (86.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.343     3.064    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.099 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.666    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X39Y51         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.264ns (13.550%)  route 1.684ns (86.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.343     3.064    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.099 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.567     3.666    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X39Y51         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.378ns (20.683%)  route 1.450ns (79.317%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.585ns (routing 0.557ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.585     1.748    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y52         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.827 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]/Q
                         net (fo=5, routed)           0.366     2.193    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[7]
    SLICE_X41Y52         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.283 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_10/O
                         net (fo=2, routed)           0.194     2.477    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_10_n_0
    SLICE_X41Y52         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.545 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_9/O
                         net (fo=1, routed)           0.235     2.780    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_9_n_0
    SLICE_X41Y51         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.832 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4/O
                         net (fo=1, routed)           0.260     3.092    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.144 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2/O
                         net (fo=1, routed)           0.323     3.467    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2_n_0
    SLICE_X41Y52         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.504 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.072     3.576    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_26
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X41Y52         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.977    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.229ns (13.832%)  route 1.427ns (86.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 4.077 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.759ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.653     3.374    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X39Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.445     4.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                         clock pessimism              0.000     4.077    
                         clock uncertainty           -0.130     3.947    
    SLICE_X39Y53         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     3.873    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg
  -------------------------------------------------------------------
                         required time                          3.873    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.229ns (13.918%)  route 1.416ns (86.082%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 4.084 - 2.500 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.557ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.759ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.555     1.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.797 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.460     2.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X40Y52         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=8, routed)           0.314     2.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=588, routed)         0.642     3.363    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.452     4.084    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.000     4.084    
                         clock uncertainty           -0.130     3.954    
    SLICE_X39Y51         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     3.880    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.290ns (22.296%)  route 1.011ns (77.704%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 4.077 - 2.500 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.596ns (routing 0.557ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.759ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.596     1.759    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y51         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.837 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/Q
                         net (fo=6, routed)           0.386     2.223    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[1]
    SLICE_X40Y52         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     2.348 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4/O
                         net (fo=1, routed)           0.219     2.567    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4_n_0
    SLICE_X40Y52         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.618 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_2/O
                         net (fo=1, routed)           0.357     2.975    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg
    SLICE_X39Y52         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     3.011 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.049     3.060    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.445     4.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism              0.000     4.077    
                         clock uncertainty           -0.130     3.947    
    SLICE_X39Y52         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                          3.972    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.305ns (24.986%)  route 0.916ns (75.014%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 4.084 - 2.500 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.596ns (routing 0.557ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.759ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.596     1.759    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y51         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.837 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/Q
                         net (fo=6, routed)           0.378     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[1]
    SLICE_X40Y52         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.315 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.221     2.536    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y52         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.573 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.266     2.839    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y51         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.929 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.051     2.980    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.452     4.084    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.000     4.084    
                         clock uncertainty           -0.130     3.954    
    SLICE_X39Y51         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.979    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.979    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  0.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.055ns (12.032%)  route 0.402ns (87.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.523ns, distribution 0.519ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.996 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=9, routed)           0.385     1.381    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X39Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.396 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.017     1.413    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.042     1.158    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.000     1.158    
                         clock uncertainty            0.130     1.288    
    SLICE_X39Y51         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.334    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.077ns (16.977%)  route 0.377ns (83.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.523ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.996 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=9, routed)           0.165     1.161    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X40Y52         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     1.198 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_2/O
                         net (fo=1, routed)           0.212     1.410    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff
    SLICE_X39Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.035     1.151    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                         clock pessimism              0.000     1.151    
                         clock uncertainty            0.130     1.281    
    SLICE_X39Y53         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.328    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.054ns (10.777%)  route 0.447ns (89.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.523ns, distribution 0.551ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.996 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=9, routed)           0.421     1.417    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X40Y61         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     1.431 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_iob_i_1/O
                         net (fo=1, routed)           0.026     1.457    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg_0
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.074     1.190    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.130     1.320    
    SLICE_X40Y61         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.366    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.089ns (19.303%)  route 0.372ns (80.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.306ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.523ns, distribution 0.511ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.873     0.966    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y52         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]/Q
                         net (fo=5, routed)           0.187     1.193    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[4]
    SLICE_X40Y52         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_2/O
                         net (fo=1, routed)           0.169     1.397    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg
    SLICE_X39Y52         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.411 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.016     1.427    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.034     1.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism              0.000     1.150    
                         clock uncertainty            0.130     1.280    
    SLICE_X39Y52         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.326    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.078ns (15.342%)  route 0.430ns (84.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.523ns, distribution 0.543ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.996 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=9, routed)           0.424     1.420    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X39Y61         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.038     1.458 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_ana_iob_i_1/O
                         net (fo=1, routed)           0.006     1.464    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg_0
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.066     1.182    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.130     1.312    
    SLICE_X39Y61         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.081ns (15.505%)  route 0.441ns (84.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.523ns, distribution 0.543ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.996 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=9, routed)           0.425     1.421    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X39Y61         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.462 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/super_pixel_sel_iob_i_1/O
                         net (fo=1, routed)           0.016     1.478    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg_0
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.066     1.182    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.130     1.312    
    SLICE_X39Y61         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.358    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.061ns (12.385%)  route 0.432ns (87.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.306ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.523ns, distribution 0.518ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.878     0.971    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y53         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.010 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[11]/Q
                         net (fo=2, routed)           0.406     1.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[11]
    SLICE_X41Y52         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.437 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.026     1.463    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_26
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.041     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y52         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.000     1.157    
                         clock uncertainty            0.130     1.287    
    SLICE_X41Y52         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.333    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.080ns (16.314%)  route 0.410ns (83.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.995 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.142     1.137    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.041     1.178 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.268     1.446    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.000     1.154    
                         clock uncertainty            0.130     1.284    
    SLICE_X39Y51         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.080ns (16.314%)  route 0.410ns (83.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.995 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.142     1.137    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.041     1.178 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.268     1.446    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism              0.000     1.154    
                         clock uncertainty            0.130     1.284    
    SLICE_X39Y51         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.010     1.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.080ns (16.314%)  route 0.410ns (83.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.306ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.523ns, distribution 0.515ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.863     0.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.995 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=9, routed)           0.142     1.137    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X39Y51         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.041     1.178 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.268     1.446    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism              0.000     1.154    
                         clock uncertainty            0.130     1.284    
    SLICE_X39Y51         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.010     1.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[7][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.104ns (3.044%)  route 3.312ns (96.956%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.500ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.567     5.133    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y37         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[7][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.363    11.493    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y37         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[7][6]/C
                         clock pessimism              0.094    11.587    
                         clock uncertainty           -0.130    11.457    
    SLICE_X37Y37         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.391    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[7][6]
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[14][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.104ns (3.049%)  route 3.307ns (96.951%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.500ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.562     5.128    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y42         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[14][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.364    11.494    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y42         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[14][10]/C
                         clock pessimism              0.094    11.588    
                         clock uncertainty           -0.130    11.458    
    SLICE_X37Y42         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.392    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[14][10]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[2][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.104ns (3.049%)  route 3.307ns (96.951%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.500ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.562     5.128    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y42         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[2][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.364    11.494    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y42         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[2][10]/C
                         clock pessimism              0.094    11.588    
                         clock uncertainty           -0.130    11.458    
    SLICE_X37Y42         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.392    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[204][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.104ns (3.039%)  route 3.318ns (96.961%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.500ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.573     5.139    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y7          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[204][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.378    11.508    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y7          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[204][9]/C
                         clock pessimism              0.094    11.602    
                         clock uncertainty           -0.130    11.472    
    SLICE_X37Y7          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.406    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[204][9]
  -------------------------------------------------------------------
                         required time                         11.406    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[230][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.104ns (3.050%)  route 3.306ns (96.950%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.500ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.561     5.127    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y22         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[230][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.367    11.497    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y22         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[230][9]/C
                         clock pessimism              0.094    11.591    
                         clock uncertainty           -0.130    11.461    
    SLICE_X37Y22         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.395    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[230][9]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[239][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.104ns (3.050%)  route 3.306ns (96.950%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.500ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.561     5.127    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y22         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[239][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.367    11.497    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y22         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[239][9]/C
                         clock pessimism              0.094    11.591    
                         clock uncertainty           -0.130    11.461    
    SLICE_X37Y22         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.395    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[239][9]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[197][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.104ns (3.050%)  route 3.306ns (96.950%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.500ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.561     5.127    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X38Y7          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[197][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.372    11.502    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X38Y7          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[197][9]/C
                         clock pessimism              0.094    11.596    
                         clock uncertainty           -0.130    11.466    
    SLICE_X38Y7          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.400    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[197][9]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[201][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.104ns (3.050%)  route 3.306ns (96.950%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.500ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.561     5.127    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X38Y7          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[201][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.372    11.502    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X38Y7          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[201][9]/C
                         clock pessimism              0.094    11.596    
                         clock uncertainty           -0.130    11.466    
    SLICE_X38Y7          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.400    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[201][9]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.104ns (3.060%)  route 3.295ns (96.940%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.500ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.550     5.116    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X38Y42         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.361    11.491    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X38Y42         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][0]/C
                         clock pessimism              0.094    11.585    
                         clock uncertainty           -0.130    11.455    
    SLICE_X38Y42         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.389    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][0]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.104ns (3.060%)  route 3.295ns (96.940%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.557ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.500ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.554     1.717    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.793 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.745     3.538    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.566 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.550     5.116    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X38Y42         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.361    11.491    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X38Y42         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][10]/C
                         clock pessimism              0.094    11.585    
                         clock uncertainty           -0.130    11.455    
    SLICE_X38Y42         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.389    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[13][10]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  6.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.207%)  route 1.660ns (96.793%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.347ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.663    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X62Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.030     1.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X62Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][0]/C
                         clock pessimism             -0.097     1.049    
    SLICE_X62Y75         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.029    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][0]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.634ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[75][14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.055ns (3.205%)  route 1.661ns (96.795%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.347ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.742     2.664    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X62Y74         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[75][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.030     1.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X62Y74         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[75][14]/C
                         clock pessimism             -0.097     1.049    
    SLICE_X62Y74         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.029    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[75][14]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.055ns (3.205%)  route 1.661ns (96.795%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.347ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.742     2.664    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X62Y74         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.030     1.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X62Y74         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][14]/C
                         clock pessimism             -0.097     1.049    
    SLICE_X62Y74         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.029    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[76][14]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.208%)  route 1.660ns (96.792%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.662    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][10]/C
                         clock pessimism             -0.097     1.047    
    SLICE_X60Y75         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][10]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.208%)  route 1.660ns (96.792%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.662    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][13]/C
                         clock pessimism             -0.097     1.047    
    SLICE_X60Y75         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][13]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.208%)  route 1.660ns (96.792%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.662    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][15]/C
                         clock pessimism             -0.097     1.047    
    SLICE_X60Y75         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[72][15]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.208%)  route 1.660ns (96.792%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.662    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][10]/C
                         clock pessimism             -0.097     1.047    
    SLICE_X60Y75         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][10]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.208%)  route 1.660ns (96.792%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.662    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][14]/C
                         clock pessimism             -0.097     1.047    
    SLICE_X60Y75         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][14]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.055ns (3.208%)  route 1.660ns (96.792%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.741     2.662    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y75         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y75         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][15]/C
                         clock pessimism             -0.097     1.047    
    SLICE_X60Y75         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][15]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[49][12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.055ns (3.204%)  route 1.662ns (96.796%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.855ns (routing 0.306ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.347ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.855     0.948    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.919     1.905    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.922 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.743     2.664    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y69         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[49][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.029     1.145    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y69         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[49][12]/C
                         clock pessimism             -0.097     1.049    
    SLICE_X60Y69         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.029    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[49][12]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.635    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.221ns  (logic 0.152ns (12.449%)  route 1.069ns (87.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.362ns (routing 0.500ns, distribution 0.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.794     0.794    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y119        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.946 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.275     1.221    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        1.362     1.492    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.061ns (10.535%)  route 0.518ns (89.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.973ns (routing 0.347ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.412     0.412    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y119        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.473 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.106     0.579    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9052, routed)        0.973     1.089    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y119        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.096ns  (logic 0.979ns (23.895%)  route 3.117ns (76.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.843ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.691     1.854    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.933 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           3.117     5.050    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     5.950 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     5.950    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 0.966ns (25.640%)  route 2.802ns (74.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.843ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.691     1.854    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.934 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.802     4.736    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.622 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     5.622    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 0.972ns (27.102%)  route 2.615ns (72.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.701ns (routing 0.843ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          1.701     1.864    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.942 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.615     4.557    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     5.451 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.451    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 0.425ns (25.231%)  route 1.260ns (74.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.462ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.939     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.071 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.260     2.331    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.717 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.717    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 0.418ns (23.626%)  route 1.352ns (76.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.934ns (routing 0.462ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.934     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.067 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.352     2.419    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.797 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.797    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 0.431ns (22.409%)  route 1.491ns (77.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.934ns (routing 0.462ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=12, routed)          0.934     1.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.066 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.491     2.557    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.949 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.949    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------





