 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:21:09 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow_1_62V_125C   Library: D_CELLS_HD_LPMOS_slow_1_62V_125C
Wire Load Model Mode: Inactive.

  Startpoint: clk_r_REG145_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adc_enable (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG145_S17/C (DFRRQHDLLX1)         0.00       0.00 r
  clk_r_REG145_S17/Q (DFRRQHDLLX1)         4.24       4.24 r
  adc_enable (out)                         0.00 *     4.24 r
  data arrival time                                   4.24

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.24
  -----------------------------------------------------------
  slack (MET)                                        17.88


  Startpoint: clk_r_REG152_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adc_read (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG152_S17/C (DFRRQHDLLX1)         0.00       0.00 r
  clk_r_REG152_S17/Q (DFRRQHDLLX1)         4.20       4.20 r
  adc_read (out)                           0.00 *     4.20 r
  data arrival time                                   4.20

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                        17.92


  Startpoint: adc_value[3]
              (input port clocked by clk)
  Endpoint: clk_r_REG287_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[3] (in)                        0.03      36.90 f
  clk_r_REG287_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG287_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.47


  Startpoint: adc_conversion_complete
              (input port clocked by clk)
  Endpoint: clk_r_REG250_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_conversion_complete (in)             0.03      36.90 f
  clk_r_REG250_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG250_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: adc_value[9]
              (input port clocked by clk)
  Endpoint: clk_r_REG269_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[9] (in)                        0.03      36.90 f
  clk_r_REG269_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG269_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: adc_value[11]
              (input port clocked by clk)
  Endpoint: clk_r_REG263_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[11] (in)                       0.03      36.90 f
  clk_r_REG263_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG263_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: adc_value[4]
              (input port clocked by clk)
  Endpoint: clk_r_REG284_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[4] (in)                        0.03      36.90 f
  clk_r_REG284_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG284_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: adc_value[6]
              (input port clocked by clk)
  Endpoint: clk_r_REG278_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[6] (in)                        0.03      36.90 f
  clk_r_REG278_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG278_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: adc_value[14]
              (input port clocked by clk)
  Endpoint: clk_r_REG254_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[14] (in)                       0.03      36.90 f
  clk_r_REG254_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG254_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: adc_value[13]
              (input port clocked by clk)
  Endpoint: clk_r_REG257_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_value[13] (in)                       0.03      36.90 f
  clk_r_REG257_S1/D (DFRQHDLLX0)           0.00 *    36.90 f
  data arrival time                                  36.90

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG257_S1/C (DFRQHDLLX0)           0.00      59.00 r
  library setup time                      -0.62      58.38
  data required time                                 58.38
  -----------------------------------------------------------
  data required time                                 58.38
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: clk_r_REG28_S14
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clk_r_REG28_S14/C (DFRRQHDX1)            0.00       0.00 r
  clk_r_REG28_S14/Q (DFRRQHDX1)            3.19       3.19 r
  lm_out (out)                             0.00 *     3.19 r
  data arrival time                                   3.19

  max_delay                                5.00       5.00
  output external delay                    0.00       5.00
  data required time                                  5.00
  -----------------------------------------------------------
  data required time                                  5.00
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         1.81


  Startpoint: pause_n_async
              (input port)
  Endpoint: pause_n_latch_sync/pause_n_latched_reg/SN
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  pause_n_async (in)                                      0.06       0.06 r
  pause_n_latch_sync/pause_n_latched_reg/SN (DFRRSQHDLLX0)     0.00 *     0.06 r
  data arrival time                                                  0.06

  max_delay                                               5.00       5.00
  output external delay                                   0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.94


1
