Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 30 22:22:40 2025
| Host         : Firstputve running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 25
+-----------+----------+-----------------------+--------+
| Rule      | Severity | Description           | Checks |
+-----------+----------+-----------------------+--------+
| SYNTH-10  | Warning  | Wide multiplier       | 3      |
| TIMING-16 | Warning  | Large setup violation | 22     |
+-----------+----------+-----------------------+--------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at arm1/IEStage/alu/mult_full of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at arm1/IEStage/alu/mult_full__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at arm1/IEStage/alu/mult_full__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[8]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[11]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.731 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[15]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[16]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.116 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[18]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.461 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[26]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.481 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[19]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.570 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[22]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[20]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.582 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[23]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[27]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[17]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.612 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[28]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[25]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[21]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.774 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[24]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.822 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[29]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.824 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[31]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.885 ns between arm1/WBRegister/wa3w_reg[1]/C (clocked by clk_out1_clk_wiz_0) and arm1/AMRegister/resultm_reg[30]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


