read_verilog -assert-assumes ../top.v
synth -top top
write_verilog synth.v
