
gatorsynth_sequencer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000009cc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20000000  004009cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000024  20000438  00400e04  00020438  2**2
                  ALLOC
  3 .stack        00003004  2000045c  00400e28  00020438  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020462  2**0
                  CONTENTS, READONLY
  6 .debug_info   00002da8  00000000  00000000  000204bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b81  00000000  00000000  00023263  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000e0f  00000000  00000000  00023de4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000002f8  00000000  00000000  00024bf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000290  00000000  00000000  00024eeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000d241  00000000  00000000  0002517b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00005878  00000000  00000000  000323bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0003bbbb  00000000  00000000  00037c34  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000698  00000000  00000000  000737f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003460 	.word	0x20003460
  400004:	004004c5 	.word	0x004004c5
  400008:	004004c1 	.word	0x004004c1
  40000c:	004004c1 	.word	0x004004c1
  400010:	004004c1 	.word	0x004004c1
  400014:	004004c1 	.word	0x004004c1
  400018:	004004c1 	.word	0x004004c1
	...
  40002c:	004004c1 	.word	0x004004c1
  400030:	004004c1 	.word	0x004004c1
  400034:	00000000 	.word	0x00000000
  400038:	004004c1 	.word	0x004004c1
  40003c:	004004c1 	.word	0x004004c1
  400040:	004004c1 	.word	0x004004c1
  400044:	004004c1 	.word	0x004004c1
  400048:	004004c1 	.word	0x004004c1
  40004c:	004004c1 	.word	0x004004c1
  400050:	004004c1 	.word	0x004004c1
  400054:	004004c1 	.word	0x004004c1
  400058:	004004c1 	.word	0x004004c1
  40005c:	00000000 	.word	0x00000000
  400060:	004004c1 	.word	0x004004c1
  400064:	004004c1 	.word	0x004004c1
  400068:	004004c1 	.word	0x004004c1
  40006c:	00400705 	.word	0x00400705
  400070:	004004c1 	.word	0x004004c1
  400074:	004004c1 	.word	0x004004c1
  400078:	004004c1 	.word	0x004004c1
  40007c:	004004c1 	.word	0x004004c1
  400080:	004004c1 	.word	0x004004c1
  400084:	004004c1 	.word	0x004004c1
  400088:	00000000 	.word	0x00000000
  40008c:	004004c1 	.word	0x004004c1
  400090:	004004c1 	.word	0x004004c1
  400094:	004004c1 	.word	0x004004c1
  400098:	004004c1 	.word	0x004004c1
  40009c:	004001b5 	.word	0x004001b5
  4000a0:	004004c1 	.word	0x004004c1
  4000a4:	004004c1 	.word	0x004004c1
  4000a8:	004004c1 	.word	0x004004c1
  4000ac:	004004c1 	.word	0x004004c1
  4000b0:	004004c1 	.word	0x004004c1
  4000b4:	004004c1 	.word	0x004004c1
  4000b8:	004004c1 	.word	0x004004c1
  4000bc:	004004c1 	.word	0x004004c1

004000c0 <__do_global_dtors_aux>:
  4000c0:	b510      	push	{r4, lr}
  4000c2:	4c05      	ldr	r4, [pc, #20]	; (4000d8 <__do_global_dtors_aux+0x18>)
  4000c4:	7823      	ldrb	r3, [r4, #0]
  4000c6:	b933      	cbnz	r3, 4000d6 <__do_global_dtors_aux+0x16>
  4000c8:	4b04      	ldr	r3, [pc, #16]	; (4000dc <__do_global_dtors_aux+0x1c>)
  4000ca:	b113      	cbz	r3, 4000d2 <__do_global_dtors_aux+0x12>
  4000cc:	4804      	ldr	r0, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x20>)
  4000ce:	f3af 8000 	nop.w
  4000d2:	2301      	movs	r3, #1
  4000d4:	7023      	strb	r3, [r4, #0]
  4000d6:	bd10      	pop	{r4, pc}
  4000d8:	20000438 	.word	0x20000438
  4000dc:	00000000 	.word	0x00000000
  4000e0:	004009cc 	.word	0x004009cc

004000e4 <frame_dummy>:
  4000e4:	4b08      	ldr	r3, [pc, #32]	; (400108 <frame_dummy+0x24>)
  4000e6:	b510      	push	{r4, lr}
  4000e8:	b11b      	cbz	r3, 4000f2 <frame_dummy+0xe>
  4000ea:	4908      	ldr	r1, [pc, #32]	; (40010c <frame_dummy+0x28>)
  4000ec:	4808      	ldr	r0, [pc, #32]	; (400110 <frame_dummy+0x2c>)
  4000ee:	f3af 8000 	nop.w
  4000f2:	4808      	ldr	r0, [pc, #32]	; (400114 <frame_dummy+0x30>)
  4000f4:	6803      	ldr	r3, [r0, #0]
  4000f6:	b903      	cbnz	r3, 4000fa <frame_dummy+0x16>
  4000f8:	bd10      	pop	{r4, pc}
  4000fa:	4b07      	ldr	r3, [pc, #28]	; (400118 <frame_dummy+0x34>)
  4000fc:	2b00      	cmp	r3, #0
  4000fe:	d0fb      	beq.n	4000f8 <frame_dummy+0x14>
  400100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400104:	4718      	bx	r3
  400106:	bf00      	nop
  400108:	00000000 	.word	0x00000000
  40010c:	2000043c 	.word	0x2000043c
  400110:	004009cc 	.word	0x004009cc
  400114:	004009cc 	.word	0x004009cc
  400118:	00000000 	.word	0x00000000

0040011c <timers_init>:
 #include <stdbool.h>
 #include "timers.h"

 void timers_init(void) {

	overflow_count = 0;
  40011c:	2200      	movs	r2, #0
  40011e:	4b17      	ldr	r3, [pc, #92]	; (40017c <timers_init+0x60>)
  400120:	801a      	strh	r2, [r3, #0]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400122:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400126:	4b16      	ldr	r3, [pc, #88]	; (400180 <timers_init+0x64>)
  400128:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(TC0_IRQn);

	// Enable peripheral clock for TC0
	// Peripheral ID (PID) for TC0 is 23
	REG_PMC_PCER0 |= PMC_PCER0_PID23;
  40012a:	4a16      	ldr	r2, [pc, #88]	; (400184 <timers_init+0x68>)
  40012c:	6813      	ldr	r3, [r2, #0]
  40012e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  400132:	6013      	str	r3, [r2, #0]
	// TIMER_CLOCK1 = MCK/2
	// TIMER_CLOCK2 = MCK/8
	// TIMER_CLOCK3 = MCK/32
	// TIMER_CLOCK4 = MCK/128
	// TIMER_CLOCK5 = SCLK
	REG_TC0_CMR0 |= TC_CMR_TCCLKS_TIMER_CLOCK2 | TC_CMR_CPCTRG;
  400134:	4914      	ldr	r1, [pc, #80]	; (400188 <timers_init+0x6c>)
  400136:	680b      	ldr	r3, [r1, #0]
  400138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  40013c:	f043 0301 	orr.w	r3, r3, #1
  400140:	600b      	str	r3, [r1, #0]
	// Set interrupt on compare to RC value
	REG_TC0_IER0 |= TC_IER_CPCS;
  400142:	3120      	adds	r1, #32
  400144:	680b      	ldr	r3, [r1, #0]
  400146:	f043 0310 	orr.w	r3, r3, #16
  40014a:	600b      	str	r3, [r1, #0]
// 	// 60 BPM = 1 Hz. SCK = 32 KHz. 16,000 counts per half second, 2 interrupts per cycle
// 	REG_TC0_RC0 = 16000;

	// 60 BPM = 1 Hz. MCK/8 = 12.5 MHz. 6.25 mil counts per half second, 2 interrupts per cycle
	// Anticipating 5000 overflows (5000*1250 is 6.25 mil)
	REG_TC0_RC0 = 1250;
  40014c:	f240 41e2 	movw	r1, #1250	; 0x4e2
  400150:	4b0e      	ldr	r3, [pc, #56]	; (40018c <timers_init+0x70>)
  400152:	6019      	str	r1, [r3, #0]

	// For the interrupt
	REG_PIOA_PER |= PIO_PER_P11; //enable PIO controller on PA11
  400154:	490e      	ldr	r1, [pc, #56]	; (400190 <timers_init+0x74>)
  400156:	680b      	ldr	r3, [r1, #0]
  400158:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40015c:	600b      	str	r3, [r1, #0]
	REG_PIOA_OER |= PIO_PER_P11; //enable output on pin PA11
  40015e:	3110      	adds	r1, #16
  400160:	680b      	ldr	r3, [r1, #0]
  400162:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  400166:	600b      	str	r3, [r1, #0]
	REG_PMC_PCER0 |= PMC_PCER0_PID11; //Enable PMC control for PA11
  400168:	6813      	ldr	r3, [r2, #0]
  40016a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40016e:	6013      	str	r3, [r2, #0]

	// TC0 control register enables timer and triggers it to start
	REG_TC0_CCR0 |= TC_CCR_CLKEN | TC_CCR_SWTRG;
  400170:	4a08      	ldr	r2, [pc, #32]	; (400194 <timers_init+0x78>)
  400172:	6813      	ldr	r3, [r2, #0]
  400174:	f043 0305 	orr.w	r3, r3, #5
  400178:	6013      	str	r3, [r2, #0]
  40017a:	4770      	bx	lr
  40017c:	2000045a 	.word	0x2000045a
  400180:	e000e100 	.word	0xe000e100
  400184:	400e0410 	.word	0x400e0410
  400188:	40010004 	.word	0x40010004
  40018c:	4001001c 	.word	0x4001001c
  400190:	400e0e00 	.word	0x400e0e00
  400194:	40010000 	.word	0x40010000

00400198 <update_timers>:

 void update_timers(int bpm) {
// 	// (SCK/2) / (bpm/60); SCK*60/2 = 960000
// 	// Offset is needed, possible not with the crystals working
// 	REG_TC0_RC0 = (uint16_t)(960000/bpm - 420);
	if(bpm > 1) {
  400198:	2801      	cmp	r0, #1
  40019a:	dd05      	ble.n	4001a8 <update_timers+0x10>
		REG_TC0_RC0 = (uint16_t)(75000/bpm);
  40019c:	4b03      	ldr	r3, [pc, #12]	; (4001ac <update_timers+0x14>)
  40019e:	fb93 f0f0 	sdiv	r0, r3, r0
  4001a2:	b280      	uxth	r0, r0
  4001a4:	4b02      	ldr	r3, [pc, #8]	; (4001b0 <update_timers+0x18>)
  4001a6:	6018      	str	r0, [r3, #0]
  4001a8:	4770      	bx	lr
  4001aa:	bf00      	nop
  4001ac:	000124f8 	.word	0x000124f8
  4001b0:	4001001c 	.word	0x4001001c

004001b4 <TC0_Handler>:

 void TC0_Handler() {
	 // Handling timer = RC

	 // Test code, normally trigger next step, output clock
	 if((REG_TC0_SR0 & TC_SR_CPCS) >= 0) {
  4001b4:	4b0c      	ldr	r3, [pc, #48]	; (4001e8 <TC0_Handler+0x34>)
  4001b6:	681b      	ldr	r3, [r3, #0]
		overflow_count += 1;
  4001b8:	4a0c      	ldr	r2, [pc, #48]	; (4001ec <TC0_Handler+0x38>)
  4001ba:	8813      	ldrh	r3, [r2, #0]
  4001bc:	3301      	adds	r3, #1
  4001be:	b29b      	uxth	r3, r3
  4001c0:	8013      	strh	r3, [r2, #0]
	 }

	 if(overflow_count >= 5000) {
  4001c2:	f241 3287 	movw	r2, #4999	; 0x1387
  4001c6:	4293      	cmp	r3, r2
  4001c8:	d90d      	bls.n	4001e6 <TC0_Handler+0x32>
		if((REG_PIOA_PDSR & PIO_ODSR_P11) >= 1) {
  4001ca:	4b09      	ldr	r3, [pc, #36]	; (4001f0 <TC0_Handler+0x3c>)
  4001cc:	681b      	ldr	r3, [r3, #0]
  4001ce:	f413 6f00 	tst.w	r3, #2048	; 0x800
			REG_PIOA_CODR |= PIO_CODR_P11;
  4001d2:	bf14      	ite	ne
  4001d4:	4a07      	ldrne	r2, [pc, #28]	; (4001f4 <TC0_Handler+0x40>)
		}
		else {
			REG_PIOA_SODR |= PIO_SODR_P11;
  4001d6:	4a08      	ldreq	r2, [pc, #32]	; (4001f8 <TC0_Handler+0x44>)
  4001d8:	6813      	ldr	r3, [r2, #0]
  4001da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4001de:	6013      	str	r3, [r2, #0]
		}
		overflow_count = 0;
  4001e0:	2200      	movs	r2, #0
  4001e2:	4b02      	ldr	r3, [pc, #8]	; (4001ec <TC0_Handler+0x38>)
  4001e4:	801a      	strh	r2, [r3, #0]
  4001e6:	4770      	bx	lr
  4001e8:	40010020 	.word	0x40010020
  4001ec:	2000045a 	.word	0x2000045a
  4001f0:	400e0e3c 	.word	0x400e0e3c
  4001f4:	400e0e34 	.word	0x400e0e34
  4001f8:	400e0e30 	.word	0x400e0e30

004001fc <LED_init>:
#include <board.h>
#include <conf_board.h>

void LED_init(){
	 //enable clock for PIOA
	 REG_PMC_PCER0 |= PMC_PCER0_PID11;
  4001fc:	4a16      	ldr	r2, [pc, #88]	; (400258 <LED_init+0x5c>)
  4001fe:	6813      	ldr	r3, [r2, #0]
  400200:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  400204:	6013      	str	r3, [r2, #0]

	 //Set up PA11 as LED OUTPUT
	 REG_PIOA_PER |= PIO_PER_P11; //enable PIO controller on PA11
  400206:	4915      	ldr	r1, [pc, #84]	; (40025c <LED_init+0x60>)
  400208:	680b      	ldr	r3, [r1, #0]
  40020a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40020e:	600b      	str	r3, [r1, #0]
	 REG_PIOA_OER |= PIO_PER_P11; //enable output on pin PA11
  400210:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
  400214:	6813      	ldr	r3, [r2, #0]
  400216:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40021a:	6013      	str	r3, [r2, #0]
	 REG_PIOA_CODR |= PIO_PER_P11; //set output low on PA11 as default
  40021c:	4b10      	ldr	r3, [pc, #64]	; (400260 <LED_init+0x64>)
  40021e:	6818      	ldr	r0, [r3, #0]
  400220:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
  400224:	6018      	str	r0, [r3, #0]

	  //Set up PA15 as Left LED OUTPUT
	  REG_PIOA_PER |= PIO_PER_P15; //enable PIO controller on PA15
  400226:	6808      	ldr	r0, [r1, #0]
  400228:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
  40022c:	6008      	str	r0, [r1, #0]
	  REG_PIOA_OER |= PIO_PER_P15; //enable output on pin PA15
  40022e:	6810      	ldr	r0, [r2, #0]
  400230:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
  400234:	6010      	str	r0, [r2, #0]
	  REG_PIOA_CODR |= PIO_PER_P15; //set output low on PA15 as default
  400236:	6818      	ldr	r0, [r3, #0]
  400238:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
  40023c:	6018      	str	r0, [r3, #0]

	  //Set up PA16 as Right LED OUTPUT
	  REG_PIOA_PER |= PIO_PER_P16; //enable PIO controller on PA16
  40023e:	6808      	ldr	r0, [r1, #0]
  400240:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  400244:	6008      	str	r0, [r1, #0]
	  REG_PIOA_OER |= PIO_PER_P16; //enable output on pin PA16
  400246:	6811      	ldr	r1, [r2, #0]
  400248:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  40024c:	6011      	str	r1, [r2, #0]
	  REG_PIOA_CODR |= PIO_PER_P16; //set output low on PA16 as default
  40024e:	681a      	ldr	r2, [r3, #0]
  400250:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400254:	601a      	str	r2, [r3, #0]
  400256:	4770      	bx	lr
  400258:	400e0410 	.word	0x400e0410
  40025c:	400e0e00 	.word	0x400e0e00
  400260:	400e0e34 	.word	0x400e0e34

00400264 <Encoder_init>:
}

void Encoder_init(){
  400264:	b470      	push	{r4, r5, r6}
	 //Set up PA12 as BUTTON INPUT
	 REG_PIOA_PER |= PIO_PER_P12; //enable PIO controller on PA12
  400266:	4d36      	ldr	r5, [pc, #216]	; (400340 <Encoder_init+0xdc>)
  400268:	682b      	ldr	r3, [r5, #0]
  40026a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40026e:	602b      	str	r3, [r5, #0]
	 REG_PIOA_ODR |= PIO_ODR_P12; //disable output on pin PA12
  400270:	4c34      	ldr	r4, [pc, #208]	; (400344 <Encoder_init+0xe0>)
  400272:	6823      	ldr	r3, [r4, #0]
  400274:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  400278:	6023      	str	r3, [r4, #0]
	 REG_PIOA_PPDDR |= PIO_PPDDR_P12; //disable pull-down resistor on PA12
  40027a:	4833      	ldr	r0, [pc, #204]	; (400348 <Encoder_init+0xe4>)
  40027c:	6803      	ldr	r3, [r0, #0]
  40027e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  400282:	6003      	str	r3, [r0, #0]
	 REG_PIOA_PUER |= PIO_PUER_P12;	//enable pull-up resistor on PA12
  400284:	4931      	ldr	r1, [pc, #196]	; (40034c <Encoder_init+0xe8>)
  400286:	680b      	ldr	r3, [r1, #0]
  400288:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40028c:	600b      	str	r3, [r1, #0]
	 REG_PIOA_IFSCER |= PIO_IFSCER_P12; //turn on slow clock debounce
  40028e:	4a30      	ldr	r2, [pc, #192]	; (400350 <Encoder_init+0xec>)
  400290:	6813      	ldr	r3, [r2, #0]
  400292:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  400296:	6013      	str	r3, [r2, #0]
	 REG_PIOA_IFER |= PIO_IFER_P12;	//start debounce filter
  400298:	4b2e      	ldr	r3, [pc, #184]	; (400354 <Encoder_init+0xf0>)
  40029a:	681e      	ldr	r6, [r3, #0]
  40029c:	f446 5680 	orr.w	r6, r6, #4096	; 0x1000
  4002a0:	601e      	str	r6, [r3, #0]

	 //Set up PA13 as ENCODER INPUT A
	 REG_PIOA_PER |= PIO_PER_P13; //enable PIO controller on PA13
  4002a2:	682e      	ldr	r6, [r5, #0]
  4002a4:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4002a8:	602e      	str	r6, [r5, #0]
	 REG_PIOA_ODR |= PIO_ODR_P13; //disable output on pin PA13
  4002aa:	6826      	ldr	r6, [r4, #0]
  4002ac:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4002b0:	6026      	str	r6, [r4, #0]
	 REG_PIOA_PPDDR |= PIO_PPDDR_P13; //disable pull-down resistor on PA13
  4002b2:	6806      	ldr	r6, [r0, #0]
  4002b4:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4002b8:	6006      	str	r6, [r0, #0]
	 REG_PIOA_PUER |= PIO_PUER_P13;	//enable pull-up resistor on PA13
  4002ba:	680e      	ldr	r6, [r1, #0]
  4002bc:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4002c0:	600e      	str	r6, [r1, #0]
	 REG_PIOA_IFSCER |= PIO_IFSCER_P13; //turn on slow clock debounce
  4002c2:	6816      	ldr	r6, [r2, #0]
  4002c4:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4002c8:	6016      	str	r6, [r2, #0]
	 REG_PIOA_IFER |= PIO_IFER_P13;	//start debounce filter
  4002ca:	681e      	ldr	r6, [r3, #0]
  4002cc:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4002d0:	601e      	str	r6, [r3, #0]

	 //Set up PA12 as ENCODER INPUT B
	 REG_PIOA_PER |= PIO_PER_P14; //enable PIO controller on PA14
  4002d2:	682e      	ldr	r6, [r5, #0]
  4002d4:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4002d8:	602e      	str	r6, [r5, #0]
	 REG_PIOA_ODR |= PIO_ODR_P14; //disable output on pin PA14
  4002da:	6825      	ldr	r5, [r4, #0]
  4002dc:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
  4002e0:	6025      	str	r5, [r4, #0]
	 REG_PIOA_PPDDR |= PIO_PPDDR_P14; //disable pull-down resistor on PA14
  4002e2:	6804      	ldr	r4, [r0, #0]
  4002e4:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
  4002e8:	6004      	str	r4, [r0, #0]
	 REG_PIOA_PUER |= PIO_PUER_P14;	//enable pull-up resistor on PA14
  4002ea:	6808      	ldr	r0, [r1, #0]
  4002ec:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
  4002f0:	6008      	str	r0, [r1, #0]
	 REG_PIOA_IFSCER |= PIO_IFSCER_P14; //turn on slow clock debounce
  4002f2:	6811      	ldr	r1, [r2, #0]
  4002f4:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
  4002f8:	6011      	str	r1, [r2, #0]
	 REG_PIOA_IFER |= PIO_IFER_P14;	//start debounce filter
  4002fa:	681a      	ldr	r2, [r3, #0]
  4002fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400300:	601a      	str	r2, [r3, #0]
	 

	 uint32_t flag_clear = REG_PIOA_ISR;	//clear left over interrupt flags
  400302:	332c      	adds	r3, #44	; 0x2c
  400304:	681b      	ldr	r3, [r3, #0]
	 REG_PIOA_IER |= PIO_IER_P12;			//enable input level change interrupt on P12
  400306:	4b14      	ldr	r3, [pc, #80]	; (400358 <Encoder_init+0xf4>)
  400308:	681a      	ldr	r2, [r3, #0]
  40030a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  40030e:	601a      	str	r2, [r3, #0]
	 REG_PIOA_IER |= PIO_IER_P13;			//enable input level change interrupt on P13
  400310:	681a      	ldr	r2, [r3, #0]
  400312:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400316:	601a      	str	r2, [r3, #0]
	 REG_PIOA_REHLSR |= PIO_REHLSR_P13;
  400318:	4a10      	ldr	r2, [pc, #64]	; (40035c <Encoder_init+0xf8>)
  40031a:	6811      	ldr	r1, [r2, #0]
  40031c:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  400320:	6011      	str	r1, [r2, #0]
	 REG_PIOA_IER |= PIO_IER_P14;			//enable input level change interrupt on P14
  400322:	6819      	ldr	r1, [r3, #0]
  400324:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
  400328:	6019      	str	r1, [r3, #0]
	 REG_PIOA_REHLSR |= PIO_REHLSR_P14;
  40032a:	6813      	ldr	r3, [r2, #0]
  40032c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  400330:	6013      	str	r3, [r2, #0]
  400332:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400336:	4b0a      	ldr	r3, [pc, #40]	; (400360 <Encoder_init+0xfc>)
  400338:	601a      	str	r2, [r3, #0]
	 NVIC_EnableIRQ(PIOA_IRQn);				//enable PORT A interrupts
}
  40033a:	bc70      	pop	{r4, r5, r6}
  40033c:	4770      	bx	lr
  40033e:	bf00      	nop
  400340:	400e0e00 	.word	0x400e0e00
  400344:	400e0e14 	.word	0x400e0e14
  400348:	400e0e90 	.word	0x400e0e90
  40034c:	400e0e64 	.word	0x400e0e64
  400350:	400e0e84 	.word	0x400e0e84
  400354:	400e0e20 	.word	0x400e0e20
  400358:	400e0e40 	.word	0x400e0e40
  40035c:	400e0ed4 	.word	0x400e0ed4
  400360:	e000e100 	.word	0xe000e100

00400364 <board_init>:

void board_init(void)
{
  400364:	b508      	push	{r3, lr}
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	 LED_init();
  400366:	4b02      	ldr	r3, [pc, #8]	; (400370 <board_init+0xc>)
  400368:	4798      	blx	r3
	 Encoder_init();
  40036a:	4b02      	ldr	r3, [pc, #8]	; (400374 <board_init+0x10>)
  40036c:	4798      	blx	r3
  40036e:	bd08      	pop	{r3, pc}
  400370:	004001fd 	.word	0x004001fd
  400374:	00400265 	.word	0x00400265

00400378 <sysclk_init>:

	SystemCoreClockUpdate();
}

void sysclk_init(void)
{
  400378:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40037a:	480e      	ldr	r0, [pc, #56]	; (4003b4 <sysclk_init+0x3c>)
  40037c:	4b0e      	ldr	r3, [pc, #56]	; (4003b8 <sysclk_init+0x40>)
  40037e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
		break;

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400380:	2010      	movs	r0, #16
  400382:	4b0e      	ldr	r3, [pc, #56]	; (4003bc <sysclk_init+0x44>)
  400384:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400386:	4c0e      	ldr	r4, [pc, #56]	; (4003c0 <sysclk_init+0x48>)
  400388:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40038a:	2800      	cmp	r0, #0
  40038c:	d0fc      	beq.n	400388 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40038e:	4b0d      	ldr	r3, [pc, #52]	; (4003c4 <sysclk_init+0x4c>)
  400390:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400392:	4a0d      	ldr	r2, [pc, #52]	; (4003c8 <sysclk_init+0x50>)
  400394:	4b0d      	ldr	r3, [pc, #52]	; (4003cc <sysclk_init+0x54>)
  400396:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400398:	4c0d      	ldr	r4, [pc, #52]	; (4003d0 <sysclk_init+0x58>)
  40039a:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40039c:	2800      	cmp	r0, #0
  40039e:	d0fc      	beq.n	40039a <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4003a0:	2010      	movs	r0, #16
  4003a2:	4b0c      	ldr	r3, [pc, #48]	; (4003d4 <sysclk_init+0x5c>)
  4003a4:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4003a6:	4b0c      	ldr	r3, [pc, #48]	; (4003d8 <sysclk_init+0x60>)
  4003a8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4003aa:	4802      	ldr	r0, [pc, #8]	; (4003b4 <sysclk_init+0x3c>)
  4003ac:	4b02      	ldr	r3, [pc, #8]	; (4003b8 <sysclk_init+0x40>)
  4003ae:	4798      	blx	r3
  4003b0:	bd10      	pop	{r4, pc}
  4003b2:	bf00      	nop
  4003b4:	05f5e100 	.word	0x05f5e100
  4003b8:	0040066d 	.word	0x0040066d
  4003bc:	00400445 	.word	0x00400445
  4003c0:	00400491 	.word	0x00400491
  4003c4:	004004a1 	.word	0x004004a1
  4003c8:	20183f01 	.word	0x20183f01
  4003cc:	400e0400 	.word	0x400e0400
  4003d0:	004004b1 	.word	0x004004b1
  4003d4:	004003dd 	.word	0x004003dd
  4003d8:	0040055d 	.word	0x0040055d

004003dc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4003dc:	4a18      	ldr	r2, [pc, #96]	; (400440 <pmc_switch_mck_to_pllack+0x64>)
  4003de:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4003e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4003e4:	4318      	orrs	r0, r3
  4003e6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4003e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4003ea:	f013 0f08 	tst.w	r3, #8
  4003ee:	d003      	beq.n	4003f8 <pmc_switch_mck_to_pllack+0x1c>
  4003f0:	e009      	b.n	400406 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4003f2:	3b01      	subs	r3, #1
  4003f4:	d103      	bne.n	4003fe <pmc_switch_mck_to_pllack+0x22>
  4003f6:	e01e      	b.n	400436 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4003f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003fc:	4910      	ldr	r1, [pc, #64]	; (400440 <pmc_switch_mck_to_pllack+0x64>)
  4003fe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400400:	f012 0f08 	tst.w	r2, #8
  400404:	d0f5      	beq.n	4003f2 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400406:	4a0e      	ldr	r2, [pc, #56]	; (400440 <pmc_switch_mck_to_pllack+0x64>)
  400408:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40040a:	f023 0303 	bic.w	r3, r3, #3
  40040e:	f043 0302 	orr.w	r3, r3, #2
  400412:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400414:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400416:	f010 0008 	ands.w	r0, r0, #8
  40041a:	d004      	beq.n	400426 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40041c:	2000      	movs	r0, #0
  40041e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400420:	3b01      	subs	r3, #1
  400422:	d103      	bne.n	40042c <pmc_switch_mck_to_pllack+0x50>
  400424:	e009      	b.n	40043a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400426:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40042a:	4905      	ldr	r1, [pc, #20]	; (400440 <pmc_switch_mck_to_pllack+0x64>)
  40042c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40042e:	f012 0f08 	tst.w	r2, #8
  400432:	d0f5      	beq.n	400420 <pmc_switch_mck_to_pllack+0x44>
  400434:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400436:	2001      	movs	r0, #1
  400438:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40043a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40043c:	4770      	bx	lr
  40043e:	bf00      	nop
  400440:	400e0400 	.word	0x400e0400

00400444 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400444:	4b11      	ldr	r3, [pc, #68]	; (40048c <pmc_switch_mainck_to_fastrc+0x48>)
  400446:	6a1a      	ldr	r2, [r3, #32]
  400448:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  40044c:	f042 0208 	orr.w	r2, r2, #8
  400450:	621a      	str	r2, [r3, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400452:	461a      	mov	r2, r3
  400454:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400456:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40045a:	d0fb      	beq.n	400454 <pmc_switch_mainck_to_fastrc+0x10>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40045c:	4a0b      	ldr	r2, [pc, #44]	; (40048c <pmc_switch_mainck_to_fastrc+0x48>)
  40045e:	6a13      	ldr	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400460:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400468:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40046c:	4303      	orrs	r3, r0

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40046e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400470:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400472:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400476:	d0fb      	beq.n	400470 <pmc_switch_mainck_to_fastrc+0x2c>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400478:	4a04      	ldr	r2, [pc, #16]	; (40048c <pmc_switch_mainck_to_fastrc+0x48>)
  40047a:	6a13      	ldr	r3, [r2, #32]
  40047c:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400484:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400488:	6213      	str	r3, [r2, #32]
  40048a:	4770      	bx	lr
  40048c:	400e0400 	.word	0x400e0400

00400490 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400490:	4b02      	ldr	r3, [pc, #8]	; (40049c <pmc_osc_is_ready_mainck+0xc>)
  400492:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400494:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400498:	4770      	bx	lr
  40049a:	bf00      	nop
  40049c:	400e0400 	.word	0x400e0400

004004a0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4004a0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4004a4:	4b01      	ldr	r3, [pc, #4]	; (4004ac <pmc_disable_pllack+0xc>)
  4004a6:	629a      	str	r2, [r3, #40]	; 0x28
  4004a8:	4770      	bx	lr
  4004aa:	bf00      	nop
  4004ac:	400e0400 	.word	0x400e0400

004004b0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4004b0:	4b02      	ldr	r3, [pc, #8]	; (4004bc <pmc_is_locked_pllack+0xc>)
  4004b2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4004b4:	f000 0002 	and.w	r0, r0, #2
  4004b8:	4770      	bx	lr
  4004ba:	bf00      	nop
  4004bc:	400e0400 	.word	0x400e0400

004004c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4004c0:	e7fe      	b.n	4004c0 <Dummy_Handler>
  4004c2:	bf00      	nop

004004c4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4004c4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4004c6:	4b19      	ldr	r3, [pc, #100]	; (40052c <Reset_Handler+0x68>)
  4004c8:	4a19      	ldr	r2, [pc, #100]	; (400530 <Reset_Handler+0x6c>)
  4004ca:	429a      	cmp	r2, r3
  4004cc:	d003      	beq.n	4004d6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  4004ce:	4b19      	ldr	r3, [pc, #100]	; (400534 <Reset_Handler+0x70>)
  4004d0:	4a16      	ldr	r2, [pc, #88]	; (40052c <Reset_Handler+0x68>)
  4004d2:	429a      	cmp	r2, r3
  4004d4:	d304      	bcc.n	4004e0 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4004d6:	4b18      	ldr	r3, [pc, #96]	; (400538 <Reset_Handler+0x74>)
  4004d8:	4a18      	ldr	r2, [pc, #96]	; (40053c <Reset_Handler+0x78>)
  4004da:	429a      	cmp	r2, r3
  4004dc:	d30f      	bcc.n	4004fe <Reset_Handler+0x3a>
  4004de:	e01a      	b.n	400516 <Reset_Handler+0x52>
  4004e0:	4912      	ldr	r1, [pc, #72]	; (40052c <Reset_Handler+0x68>)
  4004e2:	4b17      	ldr	r3, [pc, #92]	; (400540 <Reset_Handler+0x7c>)
  4004e4:	1a5b      	subs	r3, r3, r1
  4004e6:	f023 0303 	bic.w	r3, r3, #3
  4004ea:	3304      	adds	r3, #4
  4004ec:	4a10      	ldr	r2, [pc, #64]	; (400530 <Reset_Handler+0x6c>)
  4004ee:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  4004f0:	f852 0b04 	ldr.w	r0, [r2], #4
  4004f4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4004f8:	429a      	cmp	r2, r3
  4004fa:	d1f9      	bne.n	4004f0 <Reset_Handler+0x2c>
  4004fc:	e7eb      	b.n	4004d6 <Reset_Handler+0x12>
  4004fe:	4b11      	ldr	r3, [pc, #68]	; (400544 <Reset_Handler+0x80>)
  400500:	4a11      	ldr	r2, [pc, #68]	; (400548 <Reset_Handler+0x84>)
  400502:	1ad2      	subs	r2, r2, r3
  400504:	f022 0203 	bic.w	r2, r2, #3
  400508:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40050a:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40050c:	2100      	movs	r1, #0
  40050e:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400512:	4293      	cmp	r3, r2
  400514:	d1fb      	bne.n	40050e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400516:	4a0d      	ldr	r2, [pc, #52]	; (40054c <Reset_Handler+0x88>)
  400518:	4b0d      	ldr	r3, [pc, #52]	; (400550 <Reset_Handler+0x8c>)
  40051a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40051e:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  400520:	4b0c      	ldr	r3, [pc, #48]	; (400554 <Reset_Handler+0x90>)
  400522:	4798      	blx	r3

	/* Branch to main function */
	main();
  400524:	4b0c      	ldr	r3, [pc, #48]	; (400558 <Reset_Handler+0x94>)
  400526:	4798      	blx	r3
  400528:	e7fe      	b.n	400528 <Reset_Handler+0x64>
  40052a:	bf00      	nop
  40052c:	20000000 	.word	0x20000000
  400530:	004009cc 	.word	0x004009cc
  400534:	20000438 	.word	0x20000438
  400538:	2000045c 	.word	0x2000045c
  40053c:	20000438 	.word	0x20000438
  400540:	20000437 	.word	0x20000437
  400544:	2000043c 	.word	0x2000043c
  400548:	2000045f 	.word	0x2000045f
  40054c:	e000ed00 	.word	0xe000ed00
  400550:	00400000 	.word	0x00400000
  400554:	00400865 	.word	0x00400865
  400558:	004006cd 	.word	0x004006cd

0040055c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  40055c:	4b3c      	ldr	r3, [pc, #240]	; (400650 <SystemCoreClockUpdate+0xf4>)
  40055e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400560:	f003 0303 	and.w	r3, r3, #3
  400564:	2b01      	cmp	r3, #1
  400566:	d00f      	beq.n	400588 <SystemCoreClockUpdate+0x2c>
  400568:	b113      	cbz	r3, 400570 <SystemCoreClockUpdate+0x14>
  40056a:	2b02      	cmp	r3, #2
  40056c:	d029      	beq.n	4005c2 <SystemCoreClockUpdate+0x66>
  40056e:	e057      	b.n	400620 <SystemCoreClockUpdate+0xc4>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400570:	4b38      	ldr	r3, [pc, #224]	; (400654 <SystemCoreClockUpdate+0xf8>)
  400572:	695b      	ldr	r3, [r3, #20]
  400574:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400578:	bf14      	ite	ne
  40057a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40057e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400582:	4b35      	ldr	r3, [pc, #212]	; (400658 <SystemCoreClockUpdate+0xfc>)
  400584:	601a      	str	r2, [r3, #0]
  400586:	e04b      	b.n	400620 <SystemCoreClockUpdate+0xc4>
		}
		break;

	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400588:	4b31      	ldr	r3, [pc, #196]	; (400650 <SystemCoreClockUpdate+0xf4>)
  40058a:	6a1b      	ldr	r3, [r3, #32]
  40058c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400590:	d003      	beq.n	40059a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400592:	4a32      	ldr	r2, [pc, #200]	; (40065c <SystemCoreClockUpdate+0x100>)
  400594:	4b30      	ldr	r3, [pc, #192]	; (400658 <SystemCoreClockUpdate+0xfc>)
  400596:	601a      	str	r2, [r3, #0]
  400598:	e042      	b.n	400620 <SystemCoreClockUpdate+0xc4>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40059a:	4a31      	ldr	r2, [pc, #196]	; (400660 <SystemCoreClockUpdate+0x104>)
  40059c:	4b2e      	ldr	r3, [pc, #184]	; (400658 <SystemCoreClockUpdate+0xfc>)
  40059e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4005a0:	4b2b      	ldr	r3, [pc, #172]	; (400650 <SystemCoreClockUpdate+0xf4>)
  4005a2:	6a1b      	ldr	r3, [r3, #32]
  4005a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4005a8:	2b10      	cmp	r3, #16
  4005aa:	d002      	beq.n	4005b2 <SystemCoreClockUpdate+0x56>
  4005ac:	2b20      	cmp	r3, #32
  4005ae:	d004      	beq.n	4005ba <SystemCoreClockUpdate+0x5e>
  4005b0:	e036      	b.n	400620 <SystemCoreClockUpdate+0xc4>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;

			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4005b2:	4a2c      	ldr	r2, [pc, #176]	; (400664 <SystemCoreClockUpdate+0x108>)
  4005b4:	4b28      	ldr	r3, [pc, #160]	; (400658 <SystemCoreClockUpdate+0xfc>)
  4005b6:	601a      	str	r2, [r3, #0]
				break;
  4005b8:	e032      	b.n	400620 <SystemCoreClockUpdate+0xc4>

			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4005ba:	4a28      	ldr	r2, [pc, #160]	; (40065c <SystemCoreClockUpdate+0x100>)
  4005bc:	4b26      	ldr	r3, [pc, #152]	; (400658 <SystemCoreClockUpdate+0xfc>)
  4005be:	601a      	str	r2, [r3, #0]
				break;
  4005c0:	e02e      	b.n	400620 <SystemCoreClockUpdate+0xc4>
			}
		}
		break;

	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4005c2:	4b23      	ldr	r3, [pc, #140]	; (400650 <SystemCoreClockUpdate+0xf4>)
  4005c4:	6a1b      	ldr	r3, [r3, #32]
  4005c6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4005ca:	d003      	beq.n	4005d4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4005cc:	4a23      	ldr	r2, [pc, #140]	; (40065c <SystemCoreClockUpdate+0x100>)
  4005ce:	4b22      	ldr	r3, [pc, #136]	; (400658 <SystemCoreClockUpdate+0xfc>)
  4005d0:	601a      	str	r2, [r3, #0]
  4005d2:	e012      	b.n	4005fa <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4005d4:	4a22      	ldr	r2, [pc, #136]	; (400660 <SystemCoreClockUpdate+0x104>)
  4005d6:	4b20      	ldr	r3, [pc, #128]	; (400658 <SystemCoreClockUpdate+0xfc>)
  4005d8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4005da:	4b1d      	ldr	r3, [pc, #116]	; (400650 <SystemCoreClockUpdate+0xf4>)
  4005dc:	6a1b      	ldr	r3, [r3, #32]
  4005de:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4005e2:	2b10      	cmp	r3, #16
  4005e4:	d002      	beq.n	4005ec <SystemCoreClockUpdate+0x90>
  4005e6:	2b20      	cmp	r3, #32
  4005e8:	d004      	beq.n	4005f4 <SystemCoreClockUpdate+0x98>
  4005ea:	e006      	b.n	4005fa <SystemCoreClockUpdate+0x9e>
				/* So the 4MHz RC selection is forbidden */
				Assert(false);
				break;

			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4005ec:	4a1d      	ldr	r2, [pc, #116]	; (400664 <SystemCoreClockUpdate+0x108>)
  4005ee:	4b1a      	ldr	r3, [pc, #104]	; (400658 <SystemCoreClockUpdate+0xfc>)
  4005f0:	601a      	str	r2, [r3, #0]
				break;
  4005f2:	e002      	b.n	4005fa <SystemCoreClockUpdate+0x9e>

			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4005f4:	4a19      	ldr	r2, [pc, #100]	; (40065c <SystemCoreClockUpdate+0x100>)
  4005f6:	4b18      	ldr	r3, [pc, #96]	; (400658 <SystemCoreClockUpdate+0xfc>)
  4005f8:	601a      	str	r2, [r3, #0]
			default:
				break;
			}
		}

		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4005fa:	4b15      	ldr	r3, [pc, #84]	; (400650 <SystemCoreClockUpdate+0xf4>)
  4005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4005fe:	f003 0303 	and.w	r3, r3, #3
  400602:	2b02      	cmp	r3, #2
  400604:	d10c      	bne.n	400620 <SystemCoreClockUpdate+0xc4>
				PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *=
					((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400606:	4a12      	ldr	r2, [pc, #72]	; (400650 <SystemCoreClockUpdate+0xf4>)
  400608:	6a93      	ldr	r3, [r2, #40]	; 0x28
					>> CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40060a:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40060c:	4812      	ldr	r0, [pc, #72]	; (400658 <SystemCoreClockUpdate+0xfc>)
  40060e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400612:	6803      	ldr	r3, [r0, #0]
  400614:	fb01 3303 	mla	r3, r1, r3, r3
  400618:	b2d2      	uxtb	r2, r2
  40061a:	fbb3 f3f2 	udiv	r3, r3, r2
  40061e:	6003      	str	r3, [r0, #0]

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  400620:	4b0b      	ldr	r3, [pc, #44]	; (400650 <SystemCoreClockUpdate+0xf4>)
  400622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400624:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400628:	2b70      	cmp	r3, #112	; 0x70
  40062a:	d107      	bne.n	40063c <SystemCoreClockUpdate+0xe0>
		SystemCoreClock /= 3U;
  40062c:	4a0a      	ldr	r2, [pc, #40]	; (400658 <SystemCoreClockUpdate+0xfc>)
  40062e:	6813      	ldr	r3, [r2, #0]
  400630:	490d      	ldr	r1, [pc, #52]	; (400668 <SystemCoreClockUpdate+0x10c>)
  400632:	fba1 1303 	umull	r1, r3, r1, r3
  400636:	085b      	lsrs	r3, r3, #1
  400638:	6013      	str	r3, [r2, #0]
  40063a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  40063c:	4b04      	ldr	r3, [pc, #16]	; (400650 <SystemCoreClockUpdate+0xf4>)
  40063e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400640:	4905      	ldr	r1, [pc, #20]	; (400658 <SystemCoreClockUpdate+0xfc>)
  400642:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400646:	680b      	ldr	r3, [r1, #0]
  400648:	40d3      	lsrs	r3, r2
  40064a:	600b      	str	r3, [r1, #0]
  40064c:	4770      	bx	lr
  40064e:	bf00      	nop
  400650:	400e0400 	.word	0x400e0400
  400654:	400e1410 	.word	0x400e1410
  400658:	20000000 	.word	0x20000000
  40065c:	00b71b00 	.word	0x00b71b00
  400660:	003d0900 	.word	0x003d0900
  400664:	007a1200 	.word	0x007a1200
  400668:	aaaaaaab 	.word	0xaaaaaaab

0040066c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  40066c:	4b0f      	ldr	r3, [pc, #60]	; (4006ac <system_init_flash+0x40>)
  40066e:	4298      	cmp	r0, r3
  400670:	d804      	bhi.n	40067c <system_init_flash+0x10>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400672:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400676:	4b0e      	ldr	r3, [pc, #56]	; (4006b0 <system_init_flash+0x44>)
  400678:	601a      	str	r2, [r3, #0]
  40067a:	4770      	bx	lr
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  40067c:	4b0d      	ldr	r3, [pc, #52]	; (4006b4 <system_init_flash+0x48>)
  40067e:	4298      	cmp	r0, r3
  400680:	d803      	bhi.n	40068a <system_init_flash+0x1e>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400682:	4a0d      	ldr	r2, [pc, #52]	; (4006b8 <system_init_flash+0x4c>)
  400684:	4b0a      	ldr	r3, [pc, #40]	; (4006b0 <system_init_flash+0x44>)
  400686:	601a      	str	r2, [r3, #0]
  400688:	4770      	bx	lr
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  40068a:	4b0c      	ldr	r3, [pc, #48]	; (4006bc <system_init_flash+0x50>)
  40068c:	4298      	cmp	r0, r3
  40068e:	d803      	bhi.n	400698 <system_init_flash+0x2c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400690:	4a0b      	ldr	r2, [pc, #44]	; (4006c0 <system_init_flash+0x54>)
  400692:	4b07      	ldr	r3, [pc, #28]	; (4006b0 <system_init_flash+0x44>)
  400694:	601a      	str	r2, [r3, #0]
  400696:	4770      	bx	lr
			} else {
				if (ul_clk < CHIP_FREQ_FWS_3) {
  400698:	4b0a      	ldr	r3, [pc, #40]	; (4006c4 <system_init_flash+0x58>)
  40069a:	4298      	cmp	r0, r3
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40069c:	bf94      	ite	ls
  40069e:	4a0a      	ldrls	r2, [pc, #40]	; (4006c8 <system_init_flash+0x5c>)
				} else {
					EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4006a0:	f04f 2204 	movhi.w	r2, #67109888	; 0x4000400
  4006a4:	4b02      	ldr	r3, [pc, #8]	; (4006b0 <system_init_flash+0x44>)
  4006a6:	601a      	str	r2, [r3, #0]
  4006a8:	4770      	bx	lr
  4006aa:	bf00      	nop
  4006ac:	01312cff 	.word	0x01312cff
  4006b0:	400e0a00 	.word	0x400e0a00
  4006b4:	026259ff 	.word	0x026259ff
  4006b8:	04000100 	.word	0x04000100
  4006bc:	039386ff 	.word	0x039386ff
  4006c0:	04000200 	.word	0x04000200
  4006c4:	04c4b3ff 	.word	0x04c4b3ff
  4006c8:	04000300 	.word	0x04000300

004006cc <main>:
uint8_t count_right = 0;

int bpm = 128;
bool bpm_input = true;

int main (void) {
  4006cc:	b508      	push	{r3, lr}

	sysclk_init();				//initialize system clock
  4006ce:	4b07      	ldr	r3, [pc, #28]	; (4006ec <main+0x20>)
  4006d0:	4798      	blx	r3
	board_init();				//board init (currently empty)
  4006d2:	4b07      	ldr	r3, [pc, #28]	; (4006f0 <main+0x24>)
  4006d4:	4798      	blx	r3
	timers_init();				//initiate timer for LED on PA11
  4006d6:	4b07      	ldr	r3, [pc, #28]	; (4006f4 <main+0x28>)
  4006d8:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS; //disable watchdog timer
  4006da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <main+0x2c>)
  4006e0:	605a      	str	r2, [r3, #4]
	update_timers(bpm);
  4006e2:	4b06      	ldr	r3, [pc, #24]	; (4006fc <main+0x30>)
  4006e4:	6818      	ldr	r0, [r3, #0]
  4006e6:	4b06      	ldr	r3, [pc, #24]	; (400700 <main+0x34>)
  4006e8:	4798      	blx	r3
  4006ea:	e7fe      	b.n	4006ea <main+0x1e>
  4006ec:	00400379 	.word	0x00400379
  4006f0:	00400365 	.word	0x00400365
  4006f4:	0040011d 	.word	0x0040011d
  4006f8:	400e1450 	.word	0x400e1450
  4006fc:	20000008 	.word	0x20000008
  400700:	00400199 	.word	0x00400199

00400704 <PIOA_Handler>:
}

//turn LED ON/OFF when interrupt triggered on PA12
void PIOA_Handler(void){

	uint32_t status = REG_PIOA_ISR;	//read PIOA interrupt status & clear interrupt flags
  400704:	4b4a      	ldr	r3, [pc, #296]	; (400830 <PIOA_Handler+0x12c>)
  400706:	681b      	ldr	r3, [r3, #0]

	if ((status & PIO_ISR_P12)){	//check if Encoder Button was pressed
  400708:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  40070c:	d00b      	beq.n	400726 <PIOA_Handler+0x22>
		//check if PA11 is HIGH or LOW
				if ( (REG_PIOA_PDSR & PIO_ODSR_P12) >= 1){	//if PA12 is HIGH
  40070e:	4b49      	ldr	r3, [pc, #292]	; (400834 <PIOA_Handler+0x130>)
  400710:	681b      	ldr	r3, [r3, #0]
  400712:	f413 5f80 	tst.w	r3, #4096	; 0x1000
					Right = false;
  400716:	bf14      	ite	ne
  400718:	2300      	movne	r3, #0
					Left = false;
				}
				else{
					Right = true;
  40071a:	2301      	moveq	r3, #1
  40071c:	4a46      	ldr	r2, [pc, #280]	; (400838 <PIOA_Handler+0x134>)
  40071e:	7013      	strb	r3, [r2, #0]
					Left = true;
  400720:	4a46      	ldr	r2, [pc, #280]	; (40083c <PIOA_Handler+0x138>)
  400722:	7013      	strb	r3, [r2, #0]
  400724:	4770      	bx	lr
	while (1) {
	}
}

//turn LED ON/OFF when interrupt triggered on PA12
void PIOA_Handler(void){
  400726:	b510      	push	{r4, lr}
				}
	}

	//  handle Encoder signal inputs
 	else {	
		bpm_input = true;
  400728:	2201      	movs	r2, #1
  40072a:	4b45      	ldr	r3, [pc, #276]	; (400840 <PIOA_Handler+0x13c>)
  40072c:	701a      	strb	r2, [r3, #0]
		//read Encoder input A
		bool A_in = REG_PIOA_PDSR & PIO_ODSR_P13;
  40072e:	4a41      	ldr	r2, [pc, #260]	; (400834 <PIOA_Handler+0x130>)
  400730:	6813      	ldr	r3, [r2, #0]
		//read Encoder input B
		bool B_in = REG_PIOA_PDSR & PIO_ODSR_P14;
  400732:	6812      	ldr	r2, [r2, #0]

		A_seq = A_seq << 1;
		A_seq |= A_in;

		B_seq = B_seq << 1;
  400734:	4943      	ldr	r1, [pc, #268]	; (400844 <PIOA_Handler+0x140>)
		B_seq |= B_in;
  400736:	7808      	ldrb	r0, [r1, #0]
  400738:	f3c2 3280 	ubfx	r2, r2, #14, #1
  40073c:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
		//read Encoder input A
		bool A_in = REG_PIOA_PDSR & PIO_ODSR_P13;
		//read Encoder input B
		bool B_in = REG_PIOA_PDSR & PIO_ODSR_P14;

		A_seq = A_seq << 1;
  400740:	4841      	ldr	r0, [pc, #260]	; (400848 <PIOA_Handler+0x144>)
		A_seq |= A_in;

		B_seq = B_seq << 1;
		B_seq |= B_in;

		A_seq &= 0b00001111;
  400742:	7804      	ldrb	r4, [r0, #0]
  400744:	f3c3 3340 	ubfx	r3, r3, #13, #1
  400748:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
  40074c:	f003 030f 	and.w	r3, r3, #15
  400750:	7003      	strb	r3, [r0, #0]
		B_seq &= 0b00001111;
  400752:	f002 020f 	and.w	r2, r2, #15
  400756:	700a      	strb	r2, [r1, #0]

		if ((A_seq == 0b00001001) && (B_seq == 0b00000011)){
  400758:	2b09      	cmp	r3, #9
  40075a:	d110      	bne.n	40077e <PIOA_Handler+0x7a>
  40075c:	2a03      	cmp	r2, #3
  40075e:	d121      	bne.n	4007a4 <PIOA_Handler+0xa0>
			Left = false;
  400760:	2200      	movs	r2, #0
  400762:	4b36      	ldr	r3, [pc, #216]	; (40083c <PIOA_Handler+0x138>)
  400764:	701a      	strb	r2, [r3, #0]
			Right = true;
  400766:	2201      	movs	r2, #1
  400768:	4b33      	ldr	r3, [pc, #204]	; (400838 <PIOA_Handler+0x134>)
  40076a:	701a      	strb	r2, [r3, #0]
			count_right++;
  40076c:	4a37      	ldr	r2, [pc, #220]	; (40084c <PIOA_Handler+0x148>)
  40076e:	7813      	ldrb	r3, [r2, #0]
  400770:	3301      	adds	r3, #1
  400772:	7013      	strb	r3, [r2, #0]
			bpm+=1;
  400774:	4a36      	ldr	r2, [pc, #216]	; (400850 <PIOA_Handler+0x14c>)
  400776:	6813      	ldr	r3, [r2, #0]
  400778:	3301      	adds	r3, #1
  40077a:	6013      	str	r3, [r2, #0]
  40077c:	e04d      	b.n	40081a <PIOA_Handler+0x116>
		}

		else if ((A_seq == 0b00000011) && (B_seq == 0b00001001)){
  40077e:	2b03      	cmp	r3, #3
  400780:	d110      	bne.n	4007a4 <PIOA_Handler+0xa0>
  400782:	2a09      	cmp	r2, #9
  400784:	d10e      	bne.n	4007a4 <PIOA_Handler+0xa0>
			Left = true;
  400786:	2201      	movs	r2, #1
  400788:	4b2c      	ldr	r3, [pc, #176]	; (40083c <PIOA_Handler+0x138>)
  40078a:	701a      	strb	r2, [r3, #0]
			Right = false;
  40078c:	2200      	movs	r2, #0
  40078e:	4b2a      	ldr	r3, [pc, #168]	; (400838 <PIOA_Handler+0x134>)
  400790:	701a      	strb	r2, [r3, #0]
			count_left++;
  400792:	4a30      	ldr	r2, [pc, #192]	; (400854 <PIOA_Handler+0x150>)
  400794:	7813      	ldrb	r3, [r2, #0]
  400796:	3301      	adds	r3, #1
  400798:	7013      	strb	r3, [r2, #0]
			bpm-=1;
  40079a:	4a2d      	ldr	r2, [pc, #180]	; (400850 <PIOA_Handler+0x14c>)
  40079c:	6813      	ldr	r3, [r2, #0]
  40079e:	3b01      	subs	r3, #1
  4007a0:	6013      	str	r3, [r2, #0]
  4007a2:	e013      	b.n	4007cc <PIOA_Handler+0xc8>
		}

		if ((Right == true) && (Left == true)){
  4007a4:	4b24      	ldr	r3, [pc, #144]	; (400838 <PIOA_Handler+0x134>)
  4007a6:	781b      	ldrb	r3, [r3, #0]
  4007a8:	b183      	cbz	r3, 4007cc <PIOA_Handler+0xc8>
  4007aa:	4b24      	ldr	r3, [pc, #144]	; (40083c <PIOA_Handler+0x138>)
  4007ac:	781b      	ldrb	r3, [r3, #0]
  4007ae:	2b00      	cmp	r3, #0
  4007b0:	d033      	beq.n	40081a <PIOA_Handler+0x116>
			REG_PIOA_SODR |= PIO_PER_P15;	//turn Left LED ON
  4007b2:	4b29      	ldr	r3, [pc, #164]	; (400858 <PIOA_Handler+0x154>)
  4007b4:	681a      	ldr	r2, [r3, #0]
  4007b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  4007ba:	601a      	str	r2, [r3, #0]
			REG_PIOA_SODR |= PIO_PER_P16;	//turn Right LED ON
  4007bc:	681a      	ldr	r2, [r3, #0]
  4007be:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4007c2:	601a      	str	r2, [r3, #0]
		}
		if ((Right == false) && (Left == false)){
  4007c4:	4b1c      	ldr	r3, [pc, #112]	; (400838 <PIOA_Handler+0x134>)
  4007c6:	781b      	ldrb	r3, [r3, #0]
  4007c8:	2b00      	cmp	r3, #0
  4007ca:	d12b      	bne.n	400824 <PIOA_Handler+0x120>
  4007cc:	4b1b      	ldr	r3, [pc, #108]	; (40083c <PIOA_Handler+0x138>)
  4007ce:	781b      	ldrb	r3, [r3, #0]
  4007d0:	b94b      	cbnz	r3, 4007e6 <PIOA_Handler+0xe2>
			REG_PIOA_CODR |= PIO_PER_P15;	//turn Left LED ON
  4007d2:	4b22      	ldr	r3, [pc, #136]	; (40085c <PIOA_Handler+0x158>)
  4007d4:	681a      	ldr	r2, [r3, #0]
  4007d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  4007da:	601a      	str	r2, [r3, #0]
			REG_PIOA_CODR |= PIO_PER_P16;	//turn Right LED ON
  4007dc:	681a      	ldr	r2, [r3, #0]
  4007de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4007e2:	601a      	str	r2, [r3, #0]
  4007e4:	e014      	b.n	400810 <PIOA_Handler+0x10c>
		}
		else if (Left == true){
			REG_PIOA_SODR |= PIO_PER_P15;	//turn Left LED ON
  4007e6:	4a1c      	ldr	r2, [pc, #112]	; (400858 <PIOA_Handler+0x154>)
  4007e8:	6813      	ldr	r3, [r2, #0]
  4007ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4007ee:	6013      	str	r3, [r2, #0]
			REG_PIOA_CODR |= PIO_PER_P16;	//turn Right LED Off
  4007f0:	3204      	adds	r2, #4
  4007f2:	6813      	ldr	r3, [r2, #0]
  4007f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4007f8:	6013      	str	r3, [r2, #0]
  4007fa:	e009      	b.n	400810 <PIOA_Handler+0x10c>
		}
		else if (Right == true){
			REG_PIOA_CODR |= PIO_PER_P15;	//turn Left LED Off
  4007fc:	4a17      	ldr	r2, [pc, #92]	; (40085c <PIOA_Handler+0x158>)
  4007fe:	6813      	ldr	r3, [r2, #0]
  400800:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400804:	6013      	str	r3, [r2, #0]
			REG_PIOA_SODR |= PIO_PER_P16;	//turn Right LED ON
  400806:	3a04      	subs	r2, #4
  400808:	6813      	ldr	r3, [r2, #0]
  40080a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40080e:	6013      	str	r3, [r2, #0]
		}

		update_timers(bpm);
  400810:	4b0f      	ldr	r3, [pc, #60]	; (400850 <PIOA_Handler+0x14c>)
  400812:	6818      	ldr	r0, [r3, #0]
  400814:	4b12      	ldr	r3, [pc, #72]	; (400860 <PIOA_Handler+0x15c>)
  400816:	4798      	blx	r3
// 			count_left++;
// 		}

	}

}
  400818:	bd10      	pop	{r4, pc}

		if ((Right == true) && (Left == true)){
			REG_PIOA_SODR |= PIO_PER_P15;	//turn Left LED ON
			REG_PIOA_SODR |= PIO_PER_P16;	//turn Right LED ON
		}
		if ((Right == false) && (Left == false)){
  40081a:	4b07      	ldr	r3, [pc, #28]	; (400838 <PIOA_Handler+0x134>)
		}
		else if (Left == true){
			REG_PIOA_SODR |= PIO_PER_P15;	//turn Left LED ON
			REG_PIOA_CODR |= PIO_PER_P16;	//turn Right LED Off
		}
		else if (Right == true){
  40081c:	781b      	ldrb	r3, [r3, #0]
  40081e:	2b00      	cmp	r3, #0
  400820:	d0f6      	beq.n	400810 <PIOA_Handler+0x10c>
  400822:	e7eb      	b.n	4007fc <PIOA_Handler+0xf8>
		}
		if ((Right == false) && (Left == false)){
			REG_PIOA_CODR |= PIO_PER_P15;	//turn Left LED ON
			REG_PIOA_CODR |= PIO_PER_P16;	//turn Right LED ON
		}
		else if (Left == true){
  400824:	4b05      	ldr	r3, [pc, #20]	; (40083c <PIOA_Handler+0x138>)
  400826:	781b      	ldrb	r3, [r3, #0]
  400828:	2b00      	cmp	r3, #0
  40082a:	d0e7      	beq.n	4007fc <PIOA_Handler+0xf8>
  40082c:	e7db      	b.n	4007e6 <PIOA_Handler+0xe2>
  40082e:	bf00      	nop
  400830:	400e0e4c 	.word	0x400e0e4c
  400834:	400e0e3c 	.word	0x400e0e3c
  400838:	20000455 	.word	0x20000455
  40083c:	20000458 	.word	0x20000458
  400840:	20000004 	.word	0x20000004
  400844:	20000457 	.word	0x20000457
  400848:	20000456 	.word	0x20000456
  40084c:	20000454 	.word	0x20000454
  400850:	20000008 	.word	0x20000008
  400854:	20000459 	.word	0x20000459
  400858:	400e0e30 	.word	0x400e0e30
  40085c:	400e0e34 	.word	0x400e0e34
  400860:	00400199 	.word	0x00400199

00400864 <__libc_init_array>:
  400864:	b570      	push	{r4, r5, r6, lr}
  400866:	4e0f      	ldr	r6, [pc, #60]	; (4008a4 <__libc_init_array+0x40>)
  400868:	4d0f      	ldr	r5, [pc, #60]	; (4008a8 <__libc_init_array+0x44>)
  40086a:	1b76      	subs	r6, r6, r5
  40086c:	10b6      	asrs	r6, r6, #2
  40086e:	bf18      	it	ne
  400870:	2400      	movne	r4, #0
  400872:	d005      	beq.n	400880 <__libc_init_array+0x1c>
  400874:	3401      	adds	r4, #1
  400876:	f855 3b04 	ldr.w	r3, [r5], #4
  40087a:	4798      	blx	r3
  40087c:	42a6      	cmp	r6, r4
  40087e:	d1f9      	bne.n	400874 <__libc_init_array+0x10>
  400880:	4e0a      	ldr	r6, [pc, #40]	; (4008ac <__libc_init_array+0x48>)
  400882:	4d0b      	ldr	r5, [pc, #44]	; (4008b0 <__libc_init_array+0x4c>)
  400884:	1b76      	subs	r6, r6, r5
  400886:	f000 f88f 	bl	4009a8 <_init>
  40088a:	10b6      	asrs	r6, r6, #2
  40088c:	bf18      	it	ne
  40088e:	2400      	movne	r4, #0
  400890:	d006      	beq.n	4008a0 <__libc_init_array+0x3c>
  400892:	3401      	adds	r4, #1
  400894:	f855 3b04 	ldr.w	r3, [r5], #4
  400898:	4798      	blx	r3
  40089a:	42a6      	cmp	r6, r4
  40089c:	d1f9      	bne.n	400892 <__libc_init_array+0x2e>
  40089e:	bd70      	pop	{r4, r5, r6, pc}
  4008a0:	bd70      	pop	{r4, r5, r6, pc}
  4008a2:	bf00      	nop
  4008a4:	004009b4 	.word	0x004009b4
  4008a8:	004009b4 	.word	0x004009b4
  4008ac:	004009bc 	.word	0x004009bc
  4008b0:	004009b4 	.word	0x004009b4

004008b4 <register_fini>:
  4008b4:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <register_fini+0xc>)
  4008b6:	b113      	cbz	r3, 4008be <register_fini+0xa>
  4008b8:	4802      	ldr	r0, [pc, #8]	; (4008c4 <register_fini+0x10>)
  4008ba:	f000 b805 	b.w	4008c8 <atexit>
  4008be:	4770      	bx	lr
  4008c0:	00000000 	.word	0x00000000
  4008c4:	004008d5 	.word	0x004008d5

004008c8 <atexit>:
  4008c8:	2300      	movs	r3, #0
  4008ca:	4601      	mov	r1, r0
  4008cc:	461a      	mov	r2, r3
  4008ce:	4618      	mov	r0, r3
  4008d0:	f000 b814 	b.w	4008fc <__register_exitproc>

004008d4 <__libc_fini_array>:
  4008d4:	b538      	push	{r3, r4, r5, lr}
  4008d6:	4d07      	ldr	r5, [pc, #28]	; (4008f4 <__libc_fini_array+0x20>)
  4008d8:	4c07      	ldr	r4, [pc, #28]	; (4008f8 <__libc_fini_array+0x24>)
  4008da:	1b2c      	subs	r4, r5, r4
  4008dc:	10a4      	asrs	r4, r4, #2
  4008de:	d005      	beq.n	4008ec <__libc_fini_array+0x18>
  4008e0:	3c01      	subs	r4, #1
  4008e2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4008e6:	4798      	blx	r3
  4008e8:	2c00      	cmp	r4, #0
  4008ea:	d1f9      	bne.n	4008e0 <__libc_fini_array+0xc>
  4008ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4008f0:	f000 b864 	b.w	4009bc <_fini>
  4008f4:	004009cc 	.word	0x004009cc
  4008f8:	004009c8 	.word	0x004009c8

004008fc <__register_exitproc>:
  4008fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400900:	4c25      	ldr	r4, [pc, #148]	; (400998 <__register_exitproc+0x9c>)
  400902:	6825      	ldr	r5, [r4, #0]
  400904:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  400908:	4606      	mov	r6, r0
  40090a:	4688      	mov	r8, r1
  40090c:	4692      	mov	sl, r2
  40090e:	4699      	mov	r9, r3
  400910:	b3c4      	cbz	r4, 400984 <__register_exitproc+0x88>
  400912:	6860      	ldr	r0, [r4, #4]
  400914:	281f      	cmp	r0, #31
  400916:	dc17      	bgt.n	400948 <__register_exitproc+0x4c>
  400918:	1c43      	adds	r3, r0, #1
  40091a:	b176      	cbz	r6, 40093a <__register_exitproc+0x3e>
  40091c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  400920:	2201      	movs	r2, #1
  400922:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  400926:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40092a:	4082      	lsls	r2, r0
  40092c:	4311      	orrs	r1, r2
  40092e:	2e02      	cmp	r6, #2
  400930:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  400934:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  400938:	d01e      	beq.n	400978 <__register_exitproc+0x7c>
  40093a:	3002      	adds	r0, #2
  40093c:	6063      	str	r3, [r4, #4]
  40093e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  400942:	2000      	movs	r0, #0
  400944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400948:	4b14      	ldr	r3, [pc, #80]	; (40099c <__register_exitproc+0xa0>)
  40094a:	b303      	cbz	r3, 40098e <__register_exitproc+0x92>
  40094c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400950:	f3af 8000 	nop.w
  400954:	4604      	mov	r4, r0
  400956:	b1d0      	cbz	r0, 40098e <__register_exitproc+0x92>
  400958:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40095c:	2700      	movs	r7, #0
  40095e:	e880 0088 	stmia.w	r0, {r3, r7}
  400962:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  400966:	4638      	mov	r0, r7
  400968:	2301      	movs	r3, #1
  40096a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40096e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  400972:	2e00      	cmp	r6, #0
  400974:	d0e1      	beq.n	40093a <__register_exitproc+0x3e>
  400976:	e7d1      	b.n	40091c <__register_exitproc+0x20>
  400978:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40097c:	430a      	orrs	r2, r1
  40097e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  400982:	e7da      	b.n	40093a <__register_exitproc+0x3e>
  400984:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  400988:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40098c:	e7c1      	b.n	400912 <__register_exitproc+0x16>
  40098e:	f04f 30ff 	mov.w	r0, #4294967295
  400992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400996:	bf00      	nop
  400998:	004009a4 	.word	0x004009a4
  40099c:	00000000 	.word	0x00000000
  4009a0:	00000043 	.word	0x00000043

004009a4 <_global_impure_ptr>:
  4009a4:	20000010                                ... 

004009a8 <_init>:
  4009a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4009aa:	bf00      	nop
  4009ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4009ae:	bc08      	pop	{r3}
  4009b0:	469e      	mov	lr, r3
  4009b2:	4770      	bx	lr

004009b4 <__init_array_start>:
  4009b4:	004008b5 	.word	0x004008b5

004009b8 <__frame_dummy_init_array_entry>:
  4009b8:	004000e5                                ..@.

004009bc <_fini>:
  4009bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4009be:	bf00      	nop
  4009c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4009c2:	bc08      	pop	{r3}
  4009c4:	469e      	mov	lr, r3
  4009c6:	4770      	bx	lr

004009c8 <__fini_array_start>:
  4009c8:	004000c1 	.word	0x004000c1
