/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef __DRV_CLKCHK_MT6989_H
#define __DRV_CLKCHK_MT6989_H

enum chk_sys_id {
	top = 0,
	ifrao = 1,
	apmixed = 2,
	ifr_bus = 3,
	emi_reg0 = 4,
	emi_reg1 = 5,
	ssr_top = 6,
	bcrm_ssr_bus = 7,
	bcrm_peri_par_bus = 8,
	perao = 9,
	afe = 10,
	impc = 11,
	bcrm_pextp_bus = 12,
	ufsao = 13,
	ufspdn = 14,
	pext = 15,
	imps = 16,
	impes = 17,
	impn = 18,
	gpu_eb_rpc = 19,
	mfg_ao = 20,
	mfgsc0_ao = 21,
	mfgsc1_ao = 22,
	mm = 23,
	mm1 = 24,
	ovl = 25,
	ovl1 = 26,
	img = 27,
	dip_top_dip1 = 28,
	dip_nr1_dip1 = 29,
	dip_nr2_dip1 = 30,
	wpe1_dip1 = 31,
	wpe2_dip1 = 32,
	wpe3_dip1 = 33,
	traw_dip1 = 34,
	traw_cap_dip1 = 35,
	img_v = 36,
	vde1 = 37,
	vde2 = 38,
	ven1 = 39,
	ven2 = 40,
	ven_c2 = 41,
	spm = 42,
	vlpcfg = 43,
	vlp_ck = 44,
	scp = 45,
	scp_iic = 46,
	scp_fast_iic = 47,
	cam_m = 48,
	camsys_rmsa = 49,
	cam_ra = 50,
	cam_ya = 51,
	camsys_rmsb = 52,
	cam_rb = 53,
	cam_yb = 54,
	camsys_rmsc = 55,
	cam_rc = 56,
	cam_yc = 57,
	cam_mr = 58,
	camsys_ipe = 59,
	ccu = 60,
	cam_vcore = 61,
	dvfsrc_apb = 62,
	mminfra_config = 63,
	mminfra_ao_config = 64,
	mdp = 65,
	mdp1 = 66,
	cci = 67,
	cpu_ll = 68,
	cpu_bl = 69,
	cpu_b = 70,
	ptp = 71,
	hwv = 72,
	hwv_ext = 73,
	hwv_wrt = 74,
	chk_sys_num = 75,
};

enum chk_pd_id {
	MT6989_CHK_PD_MD1 = 0,
	MT6989_CHK_PD_CONN = 1,
	MT6989_CHK_PD_PERI_USB0 = 2,
	MT6989_CHK_PD_UFS0 = 3,
	MT6989_CHK_PD_UFS0_PHY = 4,
	MT6989_CHK_PD_PEXTP_MAC0 = 5,
	MT6989_CHK_PD_PEXTP_MAC1 = 6,
	MT6989_CHK_PD_PEXTP_PHY0 = 7,
	MT6989_CHK_PD_PEXTP_PHY1 = 8,
	MT6989_CHK_PD_AUDIO = 9,
	MT6989_CHK_PD_ADSP_TOP = 10,
	MT6989_CHK_PD_ADSP_AO = 11,
	MT6989_CHK_PD_SSRSYS = 12,
	MT6989_CHK_PD_MFG0 = 13,
	MT6989_CHK_PD_MM_INFRA = 14,
	MT6989_CHK_PD_CAM_VCORE = 15,
	MT6989_CHK_PD_CAM_MAIN = 16,
	MT6989_CHK_PD_CAM_MRAW = 17,
	MT6989_CHK_PD_CAM_SUBB = 18,
	MT6989_CHK_PD_CAM_SUBC = 19,
	MT6989_CHK_PD_CAM_SUBA = 20,
	MT6989_CHK_PD_CAM_CCU = 21,
	MT6989_CHK_PD_CAM_CCU_AO = 22,
	MT6989_CHK_PD_DISP_VCORE = 23,
	MT6989_CHK_PD_DIS1 = 24,
	MT6989_CHK_PD_OVL1 = 25,
	MT6989_CHK_PD_DP_TX = 26,
	MT6989_CHK_PD_DIS0 = 27,
	MT6989_CHK_PD_MML0 = 28,
	MT6989_CHK_PD_MML1 = 29,
	MT6989_CHK_PD_OVL0 = 30,
	MT6989_CHK_PD_VDE_VCORE1 = 31,
	MT6989_CHK_PD_VDE1 = 32,
	MT6989_CHK_PD_VDE_VCORE0 = 33,
	MT6989_CHK_PD_VDE0 = 34,
	MT6989_CHK_PD_VEN0 = 35,
	MT6989_CHK_PD_VEN1 = 36,
	MT6989_CHK_PD_VEN2 = 37,
	MT6989_CHK_PD_ISP_VCORE = 38,
	MT6989_CHK_PD_ISP_MAIN = 39,
	MT6989_CHK_PD_ISP_TRAW = 40,
	MT6989_CHK_PD_ISP_DIP1 = 41,
	MT6989_CHK_PD_CSI_RX = 42,
	MT6989_CHK_PD_APU = 43,
	MT6989_CHK_PD_NUM,
};

#ifdef CONFIG_MTK_DVFSRC_HELPER
extern int get_sw_req_vcore_opp(void);
#endif

extern void print_subsys_reg_mt6989(enum chk_sys_id id);
extern void set_subsys_reg_dump_mt6989(enum chk_sys_id id[]);
extern void get_subsys_reg_dump_mt6989(void);
extern u32 get_mt6989_reg_value(u32 id, u32 ofs);
extern void release_mt6989_hwv_secure(void);
#endif	/* __DRV_CLKCHK_MT6989_H */
