
---------- Begin Simulation Statistics ----------
host_inst_rate                                 340940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402620                       # Number of bytes of host memory used
host_seconds                                    58.66                       # Real time elapsed on the host
host_tick_rate                              293852468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017238                       # Number of seconds simulated
sim_ticks                                 17237866500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3277982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 19970.624825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 17133.809147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3220910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1139763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1447                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    953051000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55624                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18892.153146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15771.270281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      49837500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000887                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     39854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2527                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54444.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 106.882223                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       490000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6250381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 19922.977726                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 17074.598889                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6190671                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1189601000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009553                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59710                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency    992905000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975077                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.478875                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6250381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 19922.977726                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 17074.598889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6190671                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1189601000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009553                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59710                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1558                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency    992905000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009304                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56899                       # number of replacements
system.cpu.dcache.sampled_refs                  57923                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.478875                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6190939                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503792770000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2467                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11897205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48346.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11897192                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         628500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1321910.222222                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11897205                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48346.153846                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57250                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11897192                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          628500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012822                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.564632                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11897205                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48346.153846                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11897192                       # number of overall hits
system.cpu.icache.overall_miss_latency         628500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.564632                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11897192                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 33450.713789                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       230709573                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  6897                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     55857.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2270                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency              1564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.012185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         28                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency         1120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.012185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    28                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56210.365023                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40243.256131                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          48292                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              412696500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.131970                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         7342                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         295385500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.131934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7340                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56460.698690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40417.030568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            12929500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       229                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9255500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  229                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2467                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.418428                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57932                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56209.023066                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40242.331705                       # average overall mshr miss latency
system.l2.demand_hits                           50562                       # number of demand (read+write) hits
system.l2.demand_miss_latency               414260500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.127218                       # miss rate for demand accesses
system.l2.demand_misses                          7370                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          296505500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.127184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7368                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.423782                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.045267                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6943.240214                       # Average occupied blocks per context
system.l2.occ_blocks::1                    741.658686                       # Average occupied blocks per context
system.l2.overall_accesses                      57932                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56209.023066                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  36958.645145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          50562                       # number of overall hits
system.l2.overall_miss_latency              414260500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.127218                       # miss rate for overall accesses
system.l2.overall_misses                         7370                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         527215073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.246237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   14265                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.668697                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4612                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           15                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         6912                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             6897                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                            874                       # number of replacements
system.l2.sampled_refs                          14196                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7684.898901                       # Cycle average of tags in use
system.l2.total_refs                            48528                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                              185                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27447623                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1650857                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1657506                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        76628                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1952082                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1962864                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        65253                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6724912                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.510084                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.795312                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2201578     32.74%     32.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2887695     42.94%     75.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        85002      1.26%     76.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        58642      0.87%     77.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       741248     11.02%     88.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       680299     10.12%     98.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         3317      0.05%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1878      0.03%     99.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        65253      0.97%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6724912                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        76623                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1971237                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.702811                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.702811                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        14856                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10613                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13038439                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3770405                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2938350                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       300375                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           17                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1300                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3534708                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3516205                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18503                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1826276                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1808611                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            17665                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1708432                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1707594                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             838                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1962864                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1887949                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4850524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        30268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13171518                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         92108                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.279288                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1887949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1650857                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.874120                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7025287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.874873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.791617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4062712     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         881594     12.55%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          61377      0.87%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          39472      0.56%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         374850      5.34%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         595286      8.47%     85.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          23841      0.34%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         459362      6.54%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         526793      7.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7025287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  2822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1725922                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              389964                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.631096                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3534708                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1708432                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9173670                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11400203                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.742829                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6814465                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.622087                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11422745                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        79565                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           401                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1905534                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       142248                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1789165                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12457948                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1826276                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       140666                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11463521                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           25                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       300375                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           29                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        78607                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         3763                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5377                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       333445                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       291931                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5377                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        69784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.422858                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.422858                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8025252     69.16%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1841998     15.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1736938     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11604188                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9230                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000795                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         9230    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7025287                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.651774                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.285590                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1167448     16.62%     16.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2460314     35.02%     51.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2285538     32.53%     84.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        79453      1.13%     85.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       869903     12.38%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       129474      1.84%     99.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        25293      0.36%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7213      0.10%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          651      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7025287                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.651111                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12067984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11604188                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1942369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          760                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       855972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1887950                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1887949                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       716941                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       663911                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1905534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1789165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7028109                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        10391                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents           98                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3808681                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         4105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          386                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18172001                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12907233                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8741231                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2901287                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       300375                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         4552                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1779324                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts         8701                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   186                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
