Quartus Prime Archive log --	C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/MIPS.qarlog

Archive:	C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/MIPS.qar
Date:		Thu Dec 07 20:06:16 2023
Quartus Prime		20.1.0 Build 711 06/05/2020 SJ Lite Edition

	=========== Files Selected: ===========
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ControlUnity.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/DecULAfunct.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/DecULAopcode.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/LUI.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/LogicaBit31Ula.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/LogicaBitUla.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/MIPS.qpf
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/MIPS.qsf
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/MIPS.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/RAMMIPS.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ROMContent.mif
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ROMMIPS.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ShiftLeft2.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/SomadorCompleto1Bit.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ULASomaSub.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ULA_ControlUnity.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ULA_ControlUnityV2.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/ULAbitbit.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/Waveform.vwf
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/assignment_defaults.qdf
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/bancoReg.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/decoder7seg.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/decoderInstru.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/edgeDetector.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/estendeSinalGenerico.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/mux2x1Bit.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/mux4x1.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/mux4x1Bit.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/muxGenerico2x1.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/registradorGenerico.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/somaConstante.vhd
C:/intelFPGA_lite/EntregaIntermediariaAndre_Rodrigo/EntregaIntermediariaAndre_Rodrigo/MIPS_restored/somadorGenerico.vhd
	======= Total: 32 files to archive =======

	================ Status: ===============
All files archived successfully.
