@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":300:9:300:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":321:9:321:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":322:9:322:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CL254 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":44:4:44:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":44:4:44:9|Pruning unused register siod_temp_cl. Make sure that there are no unused intermediate registers.
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5272:6:5272:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":19:19:19:23|Object error is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":122:0:122:5|Pruning unused bits 4 to 3 of q_lv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":91:0:91:5|Pruning unused bits 4 to 1 of q_fv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\fifo_top\fifo16b_8b.v":1668:6:1668:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\raw8_lane2.v":30:8:30:14|Port-width mismatch for port Q. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":110:21:110:21|Input line_length_detect on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":111:14:111:14|Input line_length on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":127:11:127:17|Port-width mismatch for port pixdata. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":29:12:29:21|Object lp_out_dly is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v":141:0:141:5|Pruning unused bits 15 to 1 of dehcnt_d1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30386:6:30386:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":419:21:419:21|Input sr_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":420:21:420:21|Input ref_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":93:12:93:20|Removing wire tp0_vs_in, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":94:12:94:20|Removing wire tp0_hs_in, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":95:12:95:20|Removing wire tp0_de_in, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":96:12:96:21|Removing wire tp0_data_r, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":97:12:97:21|Removing wire tp0_data_g, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":98:12:98:21|Removing wire tp0_data_b, as there is no assignment to it.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":100:12:100:15|Object vs_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":101:12:101:17|Object cnt_vs is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":111:12:111:17|Removing wire hs_rgb, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":118:13:118:22|Removing wire vd_2fp_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":119:13:119:21|Removing wire vd_2fp_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":120:13:120:21|Removing wire vd_2fp_hs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":121:13:121:21|Removing wire vd_2fp_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":122:13:122:23|Removing wire vd_2fp_data, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":125:13:125:19|Removing wire uni_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":126:13:126:18|Removing wire uni_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":127:13:127:18|Removing wire uni_hs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":128:13:128:18|Removing wire uni_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":129:13:129:20|Removing wire uni_data, as there is no assignment to it.
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":236:8:236:19|Removing instance pix_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":476:0:476:5|Pruning unused bits 4 to 2 of Pout_de_dn[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30301:13:30301:16|Input port bit 27 of addr[27:0] is unused
@W: CL246 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\shift_line.v":23:27:23:35|Input port bits 15 to 11 of delay_num[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL161 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":19:10:19:13|syn_keep not supported on bidirectional ports (port: siod)
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 23 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 18 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 15 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Pruning register bits 31 to 23 of wait_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

