#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fb1475a5e0 .scope module, "TopLevelSimulation" "TopLevelSimulation" 2 22;
 .timescale 0 0;
v0x55fb147a50e0_0 .net "ALUOp", 1 0, v0x55fb14797760_0;  1 drivers
v0x55fb147a51f0_0 .net "ALUSrc", 0 0, v0x55fb14797860_0;  1 drivers
v0x55fb147a5300_0 .net "ALUresult", 31 0, v0x55fb14796520_0;  1 drivers
v0x55fb147a53f0_0 .net "Branch", 1 0, v0x55fb14797920_0;  1 drivers
v0x55fb147a54e0_0 .net "Clock", 0 0, v0x55fb14797450_0;  1 drivers
v0x55fb147a55d0_0 .net "Controle_ALU", 3 0, v0x55fb147969c0_0;  1 drivers
v0x55fb147a56e0_0 .net "Controller_Write", 0 0, v0x55fb14799e30_0;  1 drivers
v0x55fb147a57d0_0 .net "Door_out", 0 0, v0x55fb14798f30_0;  1 drivers
v0x55fb147a58c0_0 .net "EX_ALUOp", 1 0, v0x55fb147a0010_0;  1 drivers
v0x55fb147a5a10_0 .net "EX_ALUSrc", 0 0, v0x55fb147a00e0_0;  1 drivers
v0x55fb147a5b00_0 .net "EX_Branch", 1 0, v0x55fb147a01d0_0;  1 drivers
v0x55fb147a5c10_0 .net "EX_Instruction", 31 0, v0x55fb147a02a0_0;  1 drivers
v0x55fb147a5cd0_0 .net "EX_MemRead", 0 0, v0x55fb147a0390_0;  1 drivers
v0x55fb147a5d70_0 .net "EX_MemWrite", 0 0, v0x55fb147a0480_0;  1 drivers
v0x55fb147a5e60_0 .net "EX_MemtoReg", 0 0, v0x55fb147a0520_0;  1 drivers
v0x55fb147a5f50_0 .net "EX_PC", 31 0, v0x55fb147a05c0_0;  1 drivers
v0x55fb147a6010_0 .net "EX_ReadData1", 31 0, v0x55fb147a0660_0;  1 drivers
v0x55fb147a6210_0 .net "EX_ReadData2", 31 0, v0x55fb147a0730_0;  1 drivers
v0x55fb147a62d0_0 .net "EX_RegDst", 0 0, v0x55fb147a07d0_0;  1 drivers
v0x55fb147a63c0_0 .net "EX_RegWrite", 0 0, v0x55fb147a0870_0;  1 drivers
v0x55fb147a64b0_0 .net "EX_Saida_Ext_Sinal", 31 0, v0x55fb147a0940_0;  1 drivers
v0x55fb147a65c0_0 .net "ForwardA", 1 0, v0x55fb14799380_0;  1 drivers
v0x55fb147a66d0_0 .net "ForwardB", 1 0, v0x55fb14799460_0;  1 drivers
v0x55fb147a67e0_0 .net "ID_Instruction", 31 0, v0x55fb147a18d0_0;  1 drivers
v0x55fb147a68a0_0 .net "ID_PC", 31 0, v0x55fb147a1a00_0;  1 drivers
v0x55fb147a6960_0 .net "IF_ID_Stall_Write", 0 0, v0x55fb1479a150_0;  1 drivers
v0x55fb147a6a50_0 .net "Index_WriteReg", 4 0, L_0x55fb147b8e30;  1 drivers
v0x55fb147a6b60_0 .net "Instruction", 31 0, v0x55fb1479a900_0;  1 drivers
v0x55fb147a6c70_0 .net "MEM_ALUresult", 31 0, v0x55fb1479eac0_0;  1 drivers
v0x55fb147a6d30_0 .net "MEM_Branch", 1 0, v0x55fb1479eb80_0;  1 drivers
v0x55fb147a6e40_0 .net "MEM_Index_WriteReg", 4 0, v0x55fb1479f0e0_0;  1 drivers
v0x55fb147a6f00_0 .net "MEM_MemRead", 0 0, v0x55fb1479ed00_0;  1 drivers
v0x55fb147a6ff0_0 .net "MEM_MemWrite", 0 0, v0x55fb1479edd0_0;  1 drivers
v0x55fb147a70e0_0 .net "MEM_MemtoReg", 0 0, v0x55fb1479eea0_0;  1 drivers
v0x55fb147a71d0_0 .net "MEM_RegWrite", 0 0, v0x55fb1479f010_0;  1 drivers
v0x55fb147a7270_0 .net "MEM_Zero", 0 0, v0x55fb1479f1b0_0;  1 drivers
v0x55fb147a7360_0 .net "MEM_readData2", 31 0, v0x55fb1479ef40_0;  1 drivers
v0x55fb147a7470_0 .net "MemRead", 0 0, v0x55fb14797aa0_0;  1 drivers
v0x55fb147a7560_0 .net "MemWrite", 0 0, v0x55fb14797bb0_0;  1 drivers
v0x55fb147a7650_0 .net "MemtoReg", 0 0, v0x55fb14797c70_0;  1 drivers
v0x55fb147a7740_0 .net "PC_Freeze", 0 0, v0x55fb1479a260_0;  1 drivers
v0x55fb147a7830_0 .net "PC_IN", 31 0, L_0x55fb147ba780;  1 drivers
v0x55fb147a7940_0 .net "PC_Out", 31 0, v0x55fb1479df60_0;  1 drivers
v0x55fb147a7a00_0 .net "PC_Out_Mais_4", 31 0, L_0x55fb147ba240;  1 drivers
v0x55fb147a7ac0_0 .net "ReadData1", 31 0, L_0x55fb147a21d0;  1 drivers
v0x55fb147a7bd0_0 .net "ReadData2", 31 0, L_0x55fb147b9550;  1 drivers
v0x55fb147a7ce0_0 .net "RegDst", 0 0, v0x55fb14797e10_0;  1 drivers
v0x55fb147a7dd0_0 .net "RegWrite", 0 0, v0x55fb14797ed0_0;  1 drivers
v0x55fb147a7ec0_0 .net "Saida_Ext_Sinal", 31 0, L_0x55fb147b9d90;  1 drivers
v0x55fb147a7f80_0 .net "Saida_Memory_ReadData", 31 0, v0x55fb14798830_0;  1 drivers
v0x55fb147a8090_0 .net "Saida_Mux_ForwardA", 31 0, v0x55fb1479cd60_0;  1 drivers
v0x55fb147a81a0_0 .net "Saida_Mux_ForwardB", 31 0, v0x55fb1479bbb0_0;  1 drivers
v0x55fb147a82b0_0 .net "Saida_Shift_Left2", 31 0, v0x55fb147a4350_0;  1 drivers
v0x55fb147a83c0_0 .net "Saida_Somador", 31 0, L_0x55fb147ba470;  1 drivers
v0x55fb147a84d0_0 .net "WB_ALUresult", 31 0, v0x55fb147a26f0_0;  1 drivers
v0x55fb147a85e0_0 .net "WB_Index_WriteReg", 4 0, v0x55fb147a2790_0;  1 drivers
v0x55fb147a86a0_0 .net "WB_MemtoReg", 0 0, v0x55fb147a2830_0;  1 drivers
v0x55fb147a8790_0 .net "WB_RegWrite_Enable", 0 0, v0x55fb147a2900_0;  1 drivers
v0x55fb147a8830_0 .net "WB_WriteData", 31 0, L_0x55fb147baae0;  1 drivers
v0x55fb147a88f0_0 .net "WB_readData", 31 0, v0x55fb147a2a60_0;  1 drivers
v0x55fb147a89b0_0 .net "Zero", 0 0, L_0x55fb147ba5a0;  1 drivers
v0x55fb147a8aa0_0 .var "reset", 0 0;
L_0x55fb147a8b40 .part v0x55fb147a18d0_0, 26, 6;
L_0x55fb147b8f20 .part v0x55fb147a02a0_0, 16, 5;
L_0x55fb147b90a0 .part v0x55fb147a02a0_0, 11, 5;
L_0x55fb147b9610 .part v0x55fb147a18d0_0, 21, 5;
L_0x55fb147b9700 .part v0x55fb147a18d0_0, 16, 5;
L_0x55fb147b9fa0 .part v0x55fb147a18d0_0, 0, 16;
L_0x55fb147ba110 .part v0x55fb147a02a0_0, 0, 6;
S_0x55fb1475a760 .scope module, "ADD_PC" "Somador4" 2 127, 3 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "saida"
L_0x7f3855aed258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fb14770100_0 .net/2u *"_s0", 31 0, L_0x7f3855aed258;  1 drivers
v0x55fb147721e0_0 .net "a", 31 0, v0x55fb1479df60_0;  alias, 1 drivers
v0x55fb147722e0_0 .net "saida", 31 0, L_0x55fb147ba240;  alias, 1 drivers
L_0x55fb147ba240 .arith/sum 32, v0x55fb1479df60_0, L_0x7f3855aed258;
S_0x55fb14796200 .scope module, "ALU1" "ALU" 2 134, 4 9 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "controle"
    .port_info 1 /INPUT 32 "ALUIN_A"
    .port_info 2 /INPUT 32 "ALUIN_B"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "saida"
v0x55fb14774100_0 .net "ALUIN_A", 31 0, v0x55fb1479cd60_0;  alias, 1 drivers
v0x55fb14774200_0 .net "ALUIN_B", 31 0, v0x55fb1479bbb0_0;  alias, 1 drivers
L_0x7f3855aed2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb14747220_0 .net/2u *"_s0", 31 0, L_0x7f3855aed2a0;  1 drivers
v0x55fb14747320_0 .net "controle", 3 0, v0x55fb147969c0_0;  alias, 1 drivers
v0x55fb14796520_0 .var "saida", 31 0;
v0x55fb14796600_0 .net "zero", 0 0, L_0x55fb147ba5a0;  alias, 1 drivers
E_0x55fb146b4730 .event edge, v0x55fb14747320_0, v0x55fb14774100_0, v0x55fb14774200_0;
L_0x55fb147ba5a0 .cmp/eq 32, v0x55fb14796520_0, L_0x7f3855aed2a0;
S_0x55fb14796760 .scope module, "ALUcontrol" "ControleALU" 2 103, 5 9 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "OpCode_ALU"
    .port_info 1 /INPUT 6 "Func_Code"
    .port_info 2 /OUTPUT 4 "Controle_ALU"
v0x55fb147969c0_0 .var "Controle_ALU", 3 0;
v0x55fb14796aa0_0 .net "Func_Code", 5 0, L_0x55fb147ba110;  1 drivers
v0x55fb14796b60_0 .net "OpCode_ALU", 1 0, v0x55fb147a0010_0;  alias, 1 drivers
E_0x55fb146b4e80 .event edge, v0x55fb14796aa0_0, v0x55fb14796b60_0;
S_0x55fb14796ca0 .scope module, "AddALU" "Somador" 2 129, 6 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "saida"
v0x55fb14796ec0_0 .net "a", 31 0, v0x55fb147a1a00_0;  alias, 1 drivers
v0x55fb14796fc0_0 .net "b", 31 0, v0x55fb147a4350_0;  alias, 1 drivers
v0x55fb147970a0_0 .net "saida", 31 0, L_0x55fb147ba470;  alias, 1 drivers
L_0x55fb147ba470 .arith/sum 32, v0x55fb147a1a00_0, v0x55fb147a4350_0;
S_0x55fb14797210 .scope module, "CLK" "Clock" 2 279, 7 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLOCK"
v0x55fb14797450_0 .var "CLOCK", 0 0;
S_0x55fb14797570 .scope module, "Control" "Controller" 2 67, 8 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "Opcode"
    .port_info 2 /INPUT 1 "Controller_Write"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 2 "Branch"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemtoReg"
    .port_info 7 /OUTPUT 2 "ALUOp"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 1 "RegWrite"
v0x55fb14797760_0 .var "ALUOp", 1 0;
v0x55fb14797860_0 .var "ALUSrc", 0 0;
v0x55fb14797920_0 .var "Branch", 1 0;
v0x55fb147979e0_0 .net "Controller_Write", 0 0, v0x55fb14799e30_0;  alias, 1 drivers
v0x55fb14797aa0_0 .var "MemRead", 0 0;
v0x55fb14797bb0_0 .var "MemWrite", 0 0;
v0x55fb14797c70_0 .var "MemtoReg", 0 0;
v0x55fb14797d30_0 .net "Opcode", 5 0, L_0x55fb147a8b40;  1 drivers
v0x55fb14797e10_0 .var "RegDst", 0 0;
v0x55fb14797ed0_0 .var "RegWrite", 0 0;
v0x55fb14797f90_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
E_0x55fb146b4ff0/0 .event edge, v0x55fb14797d30_0;
E_0x55fb146b4ff0/1 .event negedge, v0x55fb14797450_0;
E_0x55fb146b4ff0 .event/or E_0x55fb146b4ff0/0, E_0x55fb146b4ff0/1;
S_0x55fb14798170 .scope module, "DataMemory" "Data_Memory" 2 160, 9 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /OUTPUT 32 "ReadData"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x55fb147983d0_0 .net "Address", 31 0, v0x55fb1479eac0_0;  alias, 1 drivers
v0x55fb147984d0_0 .net "Clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb147985e0 .array "MemData", 31 0, 31 0;
v0x55fb14798680_0 .net "MemRead", 0 0, v0x55fb1479ed00_0;  alias, 1 drivers
v0x55fb14798720_0 .net "MemWrite", 0 0, v0x55fb1479edd0_0;  alias, 1 drivers
v0x55fb14798830_0 .var "ReadData", 31 0;
v0x55fb14798910_0 .net "WriteData", 31 0, v0x55fb1479ef40_0;  alias, 1 drivers
E_0x55fb1477f0a0 .event negedge, v0x55fb14797450_0;
S_0x55fb14798af0 .scope module, "DoorAND" "Door_BNE_BEQ" 2 147, 10 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "branch"
    .port_info 1 /INPUT 1 "flag"
    .port_info 2 /OUTPUT 1 "out"
v0x55fb14798d70_0 .net "branch", 1 0, v0x55fb1479eb80_0;  alias, 1 drivers
v0x55fb14798e70_0 .net "flag", 0 0, v0x55fb1479f1b0_0;  alias, 1 drivers
v0x55fb14798f30_0 .var "out", 0 0;
E_0x55fb1477e990 .event edge, v0x55fb14798d70_0, v0x55fb14798e70_0;
S_0x55fb14799050 .scope module, "Forward_Module" "Forwarding" 2 266, 11 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "MEM_WriteRegister_In"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "WB_WriteRegister_In"
    .port_info 3 /INPUT 1 "MEM_RegWrite_In"
    .port_info 4 /INPUT 1 "WB_RegWrite_In"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 32 "EX_Instruction_In"
    .port_info 7 /OUTPUT 2 "ForwardA_Out"
    .port_info 8 /OUTPUT 2 "ForwardB_Out"
v0x55fb14799280_0 .net "EX_Instruction_In", 31 0, v0x55fb147a02a0_0;  alias, 1 drivers
v0x55fb14799380_0 .var "ForwardA_Out", 1 0;
v0x55fb14799460_0 .var "ForwardB_Out", 1 0;
v0x55fb14799550_0 .net "MEM_RegWrite_In", 0 0, v0x55fb1479f010_0;  alias, 1 drivers
v0x55fb14799610_0 .net "MEM_WriteRegister_In", 4 0, v0x55fb1479f0e0_0;  alias, 1 drivers
v0x55fb14799740_0 .net "WB_RegWrite_In", 0 0, v0x55fb147a2900_0;  alias, 1 drivers
v0x55fb14799800_0 .net "WB_WriteRegister_In", 4 0, v0x55fb147a2790_0;  alias, 1 drivers
v0x55fb147998e0_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb14799980_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  1 drivers
E_0x55fb14799220/0 .event edge, v0x55fb14799980_0;
E_0x55fb14799220/1 .event posedge, v0x55fb14797450_0;
E_0x55fb14799220 .event/or E_0x55fb14799220/0, E_0x55fb14799220/1;
S_0x55fb14799bf0 .scope module, "Hazard_Module" "Harzard" 2 256, 12 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_Instruction_In"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "EX_Instruction_In"
    .port_info 3 /INPUT 1 "EX_MemRead_In"
    .port_info 4 /OUTPUT 1 "PC_Freeze_Out"
    .port_info 5 /OUTPUT 1 "Controller_Write_Out"
    .port_info 6 /OUTPUT 1 "IF_ID_Stall_Write_Out"
v0x55fb14799e30_0 .var "Controller_Write_Out", 0 0;
v0x55fb14799ef0_0 .net "EX_Instruction_In", 31 0, v0x55fb147a02a0_0;  alias, 1 drivers
v0x55fb14799fc0_0 .net "EX_MemRead_In", 0 0, v0x55fb147a0390_0;  alias, 1 drivers
v0x55fb1479a090_0 .net "ID_Instruction_In", 31 0, v0x55fb147a18d0_0;  alias, 1 drivers
v0x55fb1479a150_0 .var "IF_ID_Stall_Write_Out", 0 0;
v0x55fb1479a260_0 .var "PC_Freeze_Out", 0 0;
v0x55fb1479a320_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  alias, 1 drivers
E_0x55fb14799db0 .event edge, v0x55fb14799980_0, v0x55fb1479a090_0;
S_0x55fb1479a4c0 .scope module, "IMemory" "Memoria_instrucoes" 2 65, 13 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco"
    .port_info 1 /OUTPUT 32 "instrucao"
v0x55fb1479a730 .array "I_Mem", 31 0, 31 0;
v0x55fb1479a810_0 .net "endereco", 31 0, v0x55fb1479df60_0;  alias, 1 drivers
v0x55fb1479a900_0 .var "instrucao", 31 0;
E_0x55fb1479a6b0 .event edge, v0x55fb147721e0_0;
S_0x55fb1479aa30 .scope module, "MUX_MemtoReg" "MUX_32b" 2 170, 14 2 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x55fb1479ac30_0 .net *"_s0", 31 0, L_0x55fb147ba900;  1 drivers
L_0x7f3855aed378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb1479ad10_0 .net *"_s3", 30 0, L_0x7f3855aed378;  1 drivers
L_0x7f3855aed3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb1479adf0_0 .net/2u *"_s4", 31 0, L_0x7f3855aed3c0;  1 drivers
v0x55fb1479aee0_0 .net *"_s6", 0 0, L_0x55fb147ba9a0;  1 drivers
v0x55fb1479afa0_0 .net "controle", 0 0, v0x55fb147a2830_0;  alias, 1 drivers
v0x55fb1479b0b0_0 .net "entrada1", 31 0, v0x55fb147a26f0_0;  alias, 1 drivers
v0x55fb1479b190_0 .net "entrada2", 31 0, v0x55fb147a2a60_0;  alias, 1 drivers
v0x55fb1479b270_0 .net "saida", 31 0, L_0x55fb147baae0;  alias, 1 drivers
L_0x55fb147ba900 .concat [ 1 31 0 0], v0x55fb147a2830_0, L_0x7f3855aed378;
L_0x55fb147ba9a0 .cmp/eq 32, L_0x55fb147ba900, L_0x7f3855aed3c0;
L_0x55fb147baae0 .functor MUXZ 32, v0x55fb147a2a60_0, v0x55fb147a26f0_0, L_0x55fb147ba9a0, C4<>;
S_0x55fb1479b3d0 .scope module, "MuxALUSrcFWDB" "MUX_ALUSRC_FWDB" 2 109, 14 19 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_ALUSrc_In"
    .port_info 1 /INPUT 2 "Saida_ForwardB_In"
    .port_info 2 /INPUT 32 "EX_ReadData2_In"
    .port_info 3 /INPUT 32 "EX_Saida_Ext_Sinal_In"
    .port_info 4 /INPUT 32 "WB_WriteData_In"
    .port_info 5 /INPUT 32 "MEM_ALUresult_In"
    .port_info 6 /OUTPUT 32 "Saida_Mux_FWRB_ALUSrc_Out"
    .port_info 7 /NODIR 0 ""
v0x55fb1479b750_0 .net "EX_ALUSrc_In", 0 0, v0x55fb147a00e0_0;  alias, 1 drivers
v0x55fb1479b830_0 .net "EX_ReadData2_In", 31 0, v0x55fb147a0730_0;  alias, 1 drivers
v0x55fb1479b910_0 .net "EX_Saida_Ext_Sinal_In", 31 0, v0x55fb147a0940_0;  alias, 1 drivers
v0x55fb1479b9d0_0 .net "MEM_ALUresult_In", 31 0, v0x55fb1479eac0_0;  alias, 1 drivers
v0x55fb1479bac0_0 .net "Saida_ForwardB_In", 1 0, v0x55fb14799460_0;  alias, 1 drivers
v0x55fb1479bbb0_0 .var "Saida_Mux_FWRB_ALUSrc_Out", 31 0;
v0x55fb1479bc80_0 .net "WB_WriteData_In", 31 0, L_0x55fb147baae0;  alias, 1 drivers
E_0x55fb1479b6b0/0 .event edge, v0x55fb14799460_0, v0x55fb1479b750_0, v0x55fb1479b830_0, v0x55fb1479b910_0;
E_0x55fb1479b6b0/1 .event edge, v0x55fb147983d0_0, v0x55fb1479b270_0;
E_0x55fb1479b6b0 .event/or E_0x55fb1479b6b0/0, E_0x55fb1479b6b0/1;
S_0x55fb1479be50 .scope module, "MuxBranch" "MUX_32b" 2 153, 14 2 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x55fb1479c050_0 .net *"_s0", 31 0, L_0x55fb147ba640;  1 drivers
L_0x7f3855aed2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb1479c150_0 .net *"_s3", 30 0, L_0x7f3855aed2e8;  1 drivers
L_0x7f3855aed330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb1479c230_0 .net/2u *"_s4", 31 0, L_0x7f3855aed330;  1 drivers
v0x55fb1479c320_0 .net *"_s6", 0 0, L_0x55fb147ba6e0;  1 drivers
v0x55fb1479c3e0_0 .net "controle", 0 0, v0x55fb14798f30_0;  alias, 1 drivers
v0x55fb1479c4d0_0 .net "entrada1", 31 0, L_0x55fb147ba240;  alias, 1 drivers
v0x55fb1479c5a0_0 .net "entrada2", 31 0, L_0x55fb147ba470;  alias, 1 drivers
v0x55fb1479c670_0 .net "saida", 31 0, L_0x55fb147ba780;  alias, 1 drivers
L_0x55fb147ba640 .concat [ 1 31 0 0], v0x55fb14798f30_0, L_0x7f3855aed2e8;
L_0x55fb147ba6e0 .cmp/eq 32, L_0x55fb147ba640, L_0x7f3855aed330;
L_0x55fb147ba780 .functor MUXZ 32, L_0x55fb147ba470, L_0x55fb147ba240, L_0x55fb147ba6e0, C4<>;
S_0x55fb1479c7e0 .scope module, "MuxFwdA" "MUX_FWDA" 2 119, 14 41 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ReadData1_In"
    .port_info 1 /INPUT 32 "WB_WriteData_In"
    .port_info 2 /INPUT 32 "MEM_ALUresult_In"
    .port_info 3 /INPUT 2 "Saida_ForwardA_In"
    .port_info 4 /OUTPUT 32 "Saida_Mux_FWRBA_Out"
v0x55fb1479ca80_0 .net "EX_ReadData1_In", 31 0, v0x55fb147a0660_0;  alias, 1 drivers
v0x55fb1479cb80_0 .net "MEM_ALUresult_In", 31 0, v0x55fb1479eac0_0;  alias, 1 drivers
v0x55fb1479cc90_0 .net "Saida_ForwardA_In", 1 0, v0x55fb14799380_0;  alias, 1 drivers
v0x55fb1479cd60_0 .var "Saida_Mux_FWRBA_Out", 31 0;
v0x55fb1479ce30_0 .net "WB_WriteData_In", 31 0, L_0x55fb147baae0;  alias, 1 drivers
E_0x55fb1479b5a0 .event edge, v0x55fb14799380_0, v0x55fb1479ca80_0, v0x55fb147983d0_0, v0x55fb1479b270_0;
S_0x55fb1479d010 .scope module, "MuxRegDst" "MUX_5b" 2 81, 14 11 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 5 "entrada1"
    .port_info 2 /INPUT 5 "entrada2"
    .port_info 3 /OUTPUT 5 "saida"
v0x55fb1479d250_0 .net *"_s0", 31 0, L_0x55fb147a8c70;  1 drivers
L_0x7f3855aed018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb1479d350_0 .net *"_s3", 30 0, L_0x7f3855aed018;  1 drivers
L_0x7f3855aed060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb1479d430_0 .net/2u *"_s4", 31 0, L_0x7f3855aed060;  1 drivers
v0x55fb1479d4f0_0 .net *"_s6", 0 0, L_0x55fb147b8d40;  1 drivers
v0x55fb1479d5b0_0 .net "controle", 0 0, v0x55fb147a07d0_0;  alias, 1 drivers
v0x55fb1479d6c0_0 .net "entrada1", 4 0, L_0x55fb147b8f20;  1 drivers
v0x55fb1479d7a0_0 .net "entrada2", 4 0, L_0x55fb147b90a0;  1 drivers
v0x55fb1479d880_0 .net "saida", 4 0, L_0x55fb147b8e30;  alias, 1 drivers
L_0x55fb147a8c70 .concat [ 1 31 0 0], v0x55fb147a07d0_0, L_0x7f3855aed018;
L_0x55fb147b8d40 .cmp/eq 32, L_0x55fb147a8c70, L_0x7f3855aed060;
L_0x55fb147b8e30 .functor MUXZ 5, L_0x55fb147b90a0, L_0x55fb147b8f20, L_0x55fb147b8d40, C4<>;
S_0x55fb1479d9e0 .scope module, "PC" "Pipeline_PC" 2 57, 15 10 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "PC_Freeze"
v0x55fb1479dc30_0 .net "PC_Freeze", 0 0, v0x55fb1479a260_0;  alias, 1 drivers
v0x55fb1479dd20_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb1479ddc0_0 .net "entrada", 31 0, L_0x55fb147ba780;  alias, 1 drivers
v0x55fb1479dec0_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  alias, 1 drivers
v0x55fb1479df60_0 .var "saida", 31 0;
S_0x55fb1479e120 .scope module, "REG_EXE_MEM" "EXE_MEM" 2 218, 16 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "EX_MemWrite_In"
    .port_info 3 /INPUT 1 "EX_MemRead_In"
    .port_info 4 /INPUT 1 "EX_MemtoReg_In"
    .port_info 5 /INPUT 1 "EX_RegWrite_In"
    .port_info 6 /INPUT 1 "zero"
    .port_info 7 /INPUT 2 "EX_Branch_In"
    .port_info 8 /INPUT 32 "ALUresult_In"
    .port_info 9 /INPUT 32 "EX_ReadData2_In"
    .port_info 10 /INPUT 5 "WriteRegister_In"
    .port_info 11 /OUTPUT 1 "MEM_MemWrite_Out"
    .port_info 12 /OUTPUT 1 "MEM_MemRead_Out"
    .port_info 13 /OUTPUT 1 "MEM_MemtoReg_Out"
    .port_info 14 /OUTPUT 1 "MEM_RegWrite_Out"
    .port_info 15 /OUTPUT 1 "MEM_Zero_Out"
    .port_info 16 /OUTPUT 2 "MEM_Branch_Out"
    .port_info 17 /OUTPUT 32 "MEM_ALUresult_Out"
    .port_info 18 /OUTPUT 32 "MEM_ReadData2_Out"
    .port_info 19 /OUTPUT 5 "MEM_WriteRegister_Out"
v0x55fb1479e590_0 .net "ALUresult_In", 31 0, v0x55fb14796520_0;  alias, 1 drivers
v0x55fb1479e670_0 .net "EX_Branch_In", 1 0, v0x55fb147a01d0_0;  alias, 1 drivers
v0x55fb1479e730_0 .net "EX_MemRead_In", 0 0, v0x55fb147a0390_0;  alias, 1 drivers
v0x55fb1479e7d0_0 .net "EX_MemWrite_In", 0 0, v0x55fb147a0480_0;  alias, 1 drivers
v0x55fb1479e870_0 .net "EX_MemtoReg_In", 0 0, v0x55fb147a0520_0;  alias, 1 drivers
v0x55fb1479e960_0 .net "EX_ReadData2_In", 31 0, v0x55fb147a0730_0;  alias, 1 drivers
v0x55fb1479ea20_0 .net "EX_RegWrite_In", 0 0, v0x55fb147a0870_0;  alias, 1 drivers
v0x55fb1479eac0_0 .var "MEM_ALUresult_Out", 31 0;
v0x55fb1479eb80_0 .var "MEM_Branch_Out", 1 0;
v0x55fb1479ed00_0 .var "MEM_MemRead_Out", 0 0;
v0x55fb1479edd0_0 .var "MEM_MemWrite_Out", 0 0;
v0x55fb1479eea0_0 .var "MEM_MemtoReg_Out", 0 0;
v0x55fb1479ef40_0 .var "MEM_ReadData2_Out", 31 0;
v0x55fb1479f010_0 .var "MEM_RegWrite_Out", 0 0;
v0x55fb1479f0e0_0 .var "MEM_WriteRegister_Out", 4 0;
v0x55fb1479f1b0_0 .var "MEM_Zero_Out", 0 0;
v0x55fb1479f280_0 .net "WriteRegister_In", 4 0, L_0x55fb147b8e30;  alias, 1 drivers
v0x55fb1479f460_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb1479f500_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  alias, 1 drivers
v0x55fb1479f5a0_0 .net "zero", 0 0, L_0x55fb147ba5a0;  alias, 1 drivers
S_0x55fb1479f900 .scope module, "REG_ID_EXE" "ID_EXE" 2 187, 17 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ALUSrc_In"
    .port_info 3 /OUTPUT 32 "EX_ReadData1_Out"
    .port_info 4 /OUTPUT 32 "EX_ReadData2_Out"
    .port_info 5 /OUTPUT 32 "EX_Saida_Ext_Sinal_Out"
    .port_info 6 /OUTPUT 32 "EX_Instruction_Out"
    .port_info 7 /OUTPUT 32 "EX_PC_Out"
    .port_info 8 /INPUT 1 "RegDst_In"
    .port_info 9 /INPUT 1 "MemWrite_In"
    .port_info 10 /INPUT 1 "MemRead_In"
    .port_info 11 /INPUT 1 "MemtoReg_In"
    .port_info 12 /INPUT 1 "RegWrite_In"
    .port_info 13 /INPUT 2 "Branch_In"
    .port_info 14 /INPUT 2 "ALUOp_In"
    .port_info 15 /INPUT 32 "ReadData1_In"
    .port_info 16 /OUTPUT 2 "EX_ALUOp_Out"
    .port_info 17 /INPUT 32 "ReadData2_In"
    .port_info 18 /INPUT 32 "Saida_Ext_Sinal_In"
    .port_info 19 /INPUT 32 "ID_Instruction_In"
    .port_info 20 /INPUT 32 "ID_PC_In"
    .port_info 21 /OUTPUT 1 "EX_ALUSrc_Out"
    .port_info 22 /OUTPUT 1 "EX_RegDst_Out"
    .port_info 23 /OUTPUT 1 "EX_MemWrite_Out"
    .port_info 24 /OUTPUT 1 "EX_MemRead_Out"
    .port_info 25 /OUTPUT 1 "EX_MemtoReg_Out"
    .port_info 26 /OUTPUT 1 "EX_RegWrite_Out"
    .port_info 27 /OUTPUT 2 "EX_Branch_Out"
v0x55fb1479fd30_0 .net "ALUOp_In", 1 0, v0x55fb14797760_0;  alias, 1 drivers
v0x55fb1479fe40_0 .net "ALUSrc_In", 0 0, v0x55fb14797860_0;  alias, 1 drivers
v0x55fb1479ff10_0 .net "Branch_In", 1 0, v0x55fb14797920_0;  alias, 1 drivers
v0x55fb147a0010_0 .var "EX_ALUOp_Out", 1 0;
v0x55fb147a00e0_0 .var "EX_ALUSrc_Out", 0 0;
v0x55fb147a01d0_0 .var "EX_Branch_Out", 1 0;
v0x55fb147a02a0_0 .var "EX_Instruction_Out", 31 0;
v0x55fb147a0390_0 .var "EX_MemRead_Out", 0 0;
v0x55fb147a0480_0 .var "EX_MemWrite_Out", 0 0;
v0x55fb147a0520_0 .var "EX_MemtoReg_Out", 0 0;
v0x55fb147a05c0_0 .var "EX_PC_Out", 31 0;
v0x55fb147a0660_0 .var "EX_ReadData1_Out", 31 0;
v0x55fb147a0730_0 .var "EX_ReadData2_Out", 31 0;
v0x55fb147a07d0_0 .var "EX_RegDst_Out", 0 0;
v0x55fb147a0870_0 .var "EX_RegWrite_Out", 0 0;
v0x55fb147a0940_0 .var "EX_Saida_Ext_Sinal_Out", 31 0;
v0x55fb147a0a10_0 .net "ID_Instruction_In", 31 0, v0x55fb147a18d0_0;  alias, 1 drivers
v0x55fb147a0bf0_0 .net "ID_PC_In", 31 0, v0x55fb147a1a00_0;  alias, 1 drivers
v0x55fb147a0cc0_0 .net "MemRead_In", 0 0, v0x55fb14797aa0_0;  alias, 1 drivers
v0x55fb147a0d90_0 .net "MemWrite_In", 0 0, v0x55fb14797bb0_0;  alias, 1 drivers
v0x55fb147a0e60_0 .net "MemtoReg_In", 0 0, v0x55fb14797c70_0;  alias, 1 drivers
v0x55fb147a0f30_0 .net "ReadData1_In", 31 0, L_0x55fb147a21d0;  alias, 1 drivers
v0x55fb147a0fd0_0 .net "ReadData2_In", 31 0, L_0x55fb147b9550;  alias, 1 drivers
v0x55fb147a1070_0 .net "RegDst_In", 0 0, v0x55fb14797e10_0;  alias, 1 drivers
v0x55fb147a1140_0 .net "RegWrite_In", 0 0, v0x55fb14797ed0_0;  alias, 1 drivers
v0x55fb147a1210_0 .net "Saida_Ext_Sinal_In", 31 0, L_0x55fb147b9d90;  alias, 1 drivers
v0x55fb147a12b0_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb147a1350_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  alias, 1 drivers
S_0x55fb147a1710 .scope module, "REG_IF_ID" "IF_ID" 2 177, 18 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "IF_IDWrite_In"
    .port_info 3 /INPUT 32 "Instruction_In"
    .port_info 4 /INPUT 32 "SaidaSOMA4_In"
    .port_info 5 /OUTPUT 32 "ID_Instruction_Out"
    .port_info 6 /OUTPUT 32 "ID_PC_Out"
v0x55fb147a18d0_0 .var "ID_Instruction_Out", 31 0;
v0x55fb147a1a00_0 .var "ID_PC_Out", 31 0;
v0x55fb147a1b10_0 .net "IF_IDWrite_In", 0 0, v0x55fb1479a150_0;  alias, 1 drivers
v0x55fb147a1bb0_0 .net "Instruction_In", 31 0, v0x55fb1479a900_0;  alias, 1 drivers
v0x55fb147a1c80_0 .net "SaidaSOMA4_In", 31 0, L_0x55fb147ba240;  alias, 1 drivers
v0x55fb147a1dc0_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb147a1e60_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  alias, 1 drivers
S_0x55fb147a2000 .scope module, "REG_MEM_WB" "MEM_WB" 2 241, 19 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MEM_RegWrite_In"
    .port_info 3 /INPUT 1 "MEM_MemtoReg_In"
    .port_info 4 /INPUT 32 "ReadData_In"
    .port_info 5 /INPUT 32 "MEM_ALUresult_In"
    .port_info 6 /INPUT 5 "MEM_Index_WriteReg_In"
    .port_info 7 /OUTPUT 1 "WB_RegWrite_Out"
    .port_info 8 /OUTPUT 1 "WB_MemtoReg_Out"
    .port_info 9 /OUTPUT 32 "WB_readData_Out"
    .port_info 10 /OUTPUT 32 "WB_ALUresult_Out"
    .port_info 11 /OUTPUT 5 "WB_Index_WriteReg_Out"
v0x55fb147a2240_0 .net "MEM_ALUresult_In", 31 0, v0x55fb1479eac0_0;  alias, 1 drivers
v0x55fb147a23b0_0 .net "MEM_Index_WriteReg_In", 4 0, v0x55fb1479f0e0_0;  alias, 1 drivers
v0x55fb147a2470_0 .net "MEM_MemtoReg_In", 0 0, v0x55fb1479eea0_0;  alias, 1 drivers
v0x55fb147a2510_0 .net "MEM_RegWrite_In", 0 0, v0x55fb1479f010_0;  alias, 1 drivers
v0x55fb147a2600_0 .net "ReadData_In", 31 0, v0x55fb14798830_0;  alias, 1 drivers
v0x55fb147a26f0_0 .var "WB_ALUresult_Out", 31 0;
v0x55fb147a2790_0 .var "WB_Index_WriteReg_Out", 4 0;
v0x55fb147a2830_0 .var "WB_MemtoReg_Out", 0 0;
v0x55fb147a2900_0 .var "WB_RegWrite_Out", 0 0;
v0x55fb147a2a60_0 .var "WB_readData_Out", 31 0;
v0x55fb147a2b30_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
v0x55fb147a2ce0_0 .net "reset", 0 0, v0x55fb147a8aa0_0;  alias, 1 drivers
S_0x55fb147a2ef0 .scope module, "Regs" "Registradores" 2 87, 20 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "ReadReg1"
    .port_info 3 /INPUT 5 "ReadReg2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
L_0x55fb147a21d0 .functor BUFZ 32, L_0x55fb147b9140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fb147b9550 .functor BUFZ 32, L_0x55fb147b9370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fb147a31d0_0 .net "ReadData1", 31 0, L_0x55fb147a21d0;  alias, 1 drivers
v0x55fb147a32e0_0 .net "ReadData2", 31 0, L_0x55fb147b9550;  alias, 1 drivers
v0x55fb147a33b0_0 .net "ReadReg1", 4 0, L_0x55fb147b9610;  1 drivers
v0x55fb147a3480_0 .net "ReadReg2", 4 0, L_0x55fb147b9700;  1 drivers
v0x55fb147a3560_0 .net "RegWrite", 0 0, v0x55fb147a2900_0;  alias, 1 drivers
v0x55fb147a36a0 .array "Regs", 31 0, 31 0;
v0x55fb147a3760_0 .net "WriteData", 31 0, L_0x55fb147baae0;  alias, 1 drivers
v0x55fb147a3820_0 .net "WriteReg", 4 0, v0x55fb147a2790_0;  alias, 1 drivers
v0x55fb147a3930_0 .net *"_s0", 31 0, L_0x55fb147b9140;  1 drivers
v0x55fb147a3a10_0 .net *"_s10", 6 0, L_0x55fb147b9410;  1 drivers
L_0x7f3855aed0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fb147a3af0_0 .net *"_s13", 1 0, L_0x7f3855aed0f0;  1 drivers
v0x55fb147a3bd0_0 .net *"_s2", 6 0, L_0x55fb147b91e0;  1 drivers
L_0x7f3855aed0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fb147a3cb0_0 .net *"_s5", 1 0, L_0x7f3855aed0a8;  1 drivers
v0x55fb147a3d90_0 .net *"_s8", 31 0, L_0x55fb147b9370;  1 drivers
v0x55fb147a3e70_0 .net "clk", 0 0, v0x55fb14797450_0;  alias, 1 drivers
E_0x55fb147a1890/0 .event edge, v0x55fb14799740_0;
E_0x55fb147a1890/1 .event posedge, v0x55fb14797450_0;
E_0x55fb147a1890 .event/or E_0x55fb147a1890/0, E_0x55fb147a1890/1;
L_0x55fb147b9140 .array/port v0x55fb147a36a0, L_0x55fb147b91e0;
L_0x55fb147b91e0 .concat [ 5 2 0 0], L_0x55fb147b9610, L_0x7f3855aed0a8;
L_0x55fb147b9370 .array/port v0x55fb147a36a0, L_0x55fb147b9410;
L_0x55fb147b9410 .concat [ 5 2 0 0], L_0x55fb147b9700, L_0x7f3855aed0f0;
S_0x55fb147a4010 .scope module, "Shift2" "LeftShift2" 2 142, 21 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x55fb147a4270_0 .net "entrada", 31 0, L_0x55fb147b9d90;  alias, 1 drivers
v0x55fb147a4350_0 .var "saida", 31 0;
E_0x55fb147a41f0 .event edge, v0x55fb147a1210_0;
S_0x55fb147a4430 .scope module, "SignExt" "Ext_Sinal" 2 98, 22 1 0, S_0x55fb1475a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x55fb147a4640_0 .net *"_s1", 0 0, L_0x55fb147b97f0;  1 drivers
L_0x7f3855aed1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb147a4740_0 .net/2u *"_s10", 15 0, L_0x7f3855aed1c8;  1 drivers
v0x55fb147a4820_0 .net *"_s12", 31 0, L_0x55fb147b9b60;  1 drivers
L_0x7f3855aed210 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55fb147a48e0_0 .net/2u *"_s14", 15 0, L_0x7f3855aed210;  1 drivers
v0x55fb147a49c0_0 .net *"_s16", 31 0, L_0x55fb147b9ca0;  1 drivers
v0x55fb147a4af0_0 .net *"_s2", 31 0, L_0x55fb147b9890;  1 drivers
L_0x7f3855aed138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb147a4bd0_0 .net *"_s5", 30 0, L_0x7f3855aed138;  1 drivers
L_0x7f3855aed180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb147a4cb0_0 .net/2u *"_s6", 31 0, L_0x7f3855aed180;  1 drivers
v0x55fb147a4d90_0 .net *"_s8", 0 0, L_0x55fb147b9a20;  1 drivers
v0x55fb147a4ee0_0 .net "entrada", 15 0, L_0x55fb147b9fa0;  1 drivers
v0x55fb147a4fc0_0 .net "saida", 31 0, L_0x55fb147b9d90;  alias, 1 drivers
L_0x55fb147b97f0 .part L_0x55fb147b9fa0, 15, 1;
L_0x55fb147b9890 .concat [ 1 31 0 0], L_0x55fb147b97f0, L_0x7f3855aed138;
L_0x55fb147b9a20 .cmp/eq 32, L_0x55fb147b9890, L_0x7f3855aed180;
L_0x55fb147b9b60 .concat [ 16 16 0 0], L_0x55fb147b9fa0, L_0x7f3855aed1c8;
L_0x55fb147b9ca0 .concat [ 16 16 0 0], L_0x55fb147b9fa0, L_0x7f3855aed210;
L_0x55fb147b9d90 .functor MUXZ 32, L_0x55fb147b9ca0, L_0x55fb147b9b60, L_0x55fb147b9a20, C4<>;
    .scope S_0x55fb1479d9e0;
T_0 ;
    %wait E_0x55fb14799220;
    %load/vec4 v0x55fb1479dec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb1479df60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fb1479dc30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x55fb1479ddc0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x55fb1479df60_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x55fb1479df60_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fb1479a4c0;
T_1 ;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 43231266, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 22376485, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 38645797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 25913378, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 38647844, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 22378532, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 38617127, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 22380583, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 30230570, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 28215338, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 2387214340, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 2385182728, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 2924216324, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 2922184712, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 38617126, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 22380582, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %pushi/vec4 305528816, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb1479a730, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x55fb1479a4c0;
T_2 ;
    %wait E_0x55fb1479a6b0;
    %load/vec4 v0x55fb1479a810_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x55fb1479a730, 4;
    %assign/vec4 v0x55fb1479a900_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fb14797570;
T_3 ;
    %wait E_0x55fb146b4ff0;
    %load/vec4 v0x55fb147979e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb14797e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb14797860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb14797ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb14797c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb14797aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fb14797760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb14797bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fb14797920_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fb14797d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14797920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797c70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55fb14797760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797ed0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55fb14797e10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55fb14797920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797aa0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55fb14797c70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55fb14797760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797ed0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55fb14797e10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55fb14797920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797aa0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55fb14797c70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55fb14797760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797ed0_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14797920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797c70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14797760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797ed0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55fb14797e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14797920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797aa0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55fb14797c70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14797760_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797ed0_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fb147a2ef0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147a36a0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55fb147a2ef0;
T_5 ;
    %vpi_call 20 49 "$monitor", "\012\011-->Altera\303\247\303\243o detectada! \012$zero:%d \012$t0:  %d \012$t1:  %d\012$t2:  %d\012$t3:  %d\012$t4:  %d\012$t5:  %d\012$t6:  %d\012$t7:  %d\012$s0:  %d \012$s1:  %d\012$s2:  %d\012$s3:  %d\012$s4:  %d\012$s5:  %d\012$s6:  %d\012$s7:  %d", &A<v0x55fb147a36a0, 0>, &A<v0x55fb147a36a0, 8>, &A<v0x55fb147a36a0, 9>, &A<v0x55fb147a36a0, 10>, &A<v0x55fb147a36a0, 11>, &A<v0x55fb147a36a0, 12>, &A<v0x55fb147a36a0, 13>, &A<v0x55fb147a36a0, 14>, &A<v0x55fb147a36a0, 15>, &A<v0x55fb147a36a0, 16>, &A<v0x55fb147a36a0, 17>, &A<v0x55fb147a36a0, 18>, &A<v0x55fb147a36a0, 19>, &A<v0x55fb147a36a0, 20>, &A<v0x55fb147a36a0, 21>, &A<v0x55fb147a36a0, 22>, &A<v0x55fb147a36a0, 23> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55fb147a2ef0;
T_6 ;
    %wait E_0x55fb147a1890;
    %load/vec4 v0x55fb147a3560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55fb147a3760_0;
    %load/vec4 v0x55fb147a3820_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55fb147a36a0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fb14796760;
T_7 ;
    %wait E_0x55fb146b4e80;
    %load/vec4 v0x55fb14796b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55fb14796aa0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fb147969c0_0, 0, 4;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fb1479b3d0;
T_8 ;
    %wait E_0x55fb1479b6b0;
    %load/vec4 v0x55fb1479bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x55fb1479b750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x55fb1479b830_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x55fb1479b910_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x55fb1479bbb0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x55fb1479b9d0_0;
    %store/vec4 v0x55fb1479bbb0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55fb1479bc80_0;
    %store/vec4 v0x55fb1479bbb0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55fb1479c7e0;
T_9 ;
    %wait E_0x55fb1479b5a0;
    %load/vec4 v0x55fb1479cc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55fb1479ca80_0;
    %store/vec4 v0x55fb1479cd60_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55fb1479cb80_0;
    %store/vec4 v0x55fb1479cd60_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55fb1479ce30_0;
    %store/vec4 v0x55fb1479cd60_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55fb14796200;
T_10 ;
    %wait E_0x55fb146b4730;
    %load/vec4 v0x55fb14747320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %add;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %sub;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %and;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %or;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %or;
    %inv;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %xor;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x55fb14774100_0;
    %load/vec4 v0x55fb14774200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %assign/vec4 v0x55fb14796520_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fb147a4010;
T_11 ;
    %wait E_0x55fb147a41f0;
    %load/vec4 v0x55fb147a4270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55fb147a4350_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55fb14798af0;
T_12 ;
    %wait E_0x55fb1477e990;
    %load/vec4 v0x55fb14798d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14798f30_0, 0, 1;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14798f30_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x55fb14798e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %pad/s 1;
    %store/vec4 v0x55fb14798f30_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55fb14798e70_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %pad/s 1;
    %store/vec4 v0x55fb14798f30_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55fb14798170;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 666, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 555, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fb147985e0, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x55fb14798170;
T_14 ;
    %wait E_0x55fb1477f0a0;
    %load/vec4 v0x55fb14798720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55fb14798910_0;
    %ix/getv 3, v0x55fb147983d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb147985e0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55fb14798680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %ix/getv 4, v0x55fb147983d0_0;
    %load/vec4a v0x55fb147985e0, 4;
    %assign/vec4 v0x55fb14798830_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55fb147a1710;
T_15 ;
    %wait E_0x55fb14799220;
    %load/vec4 v0x55fb147a1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a1a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a18d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55fb147a1b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x55fb147a1c80_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x55fb147a1a00_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %assign/vec4 v0x55fb147a1a00_0, 0;
    %load/vec4 v0x55fb147a1b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0x55fb147a1bb0_0;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v0x55fb147a18d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55fb1479f900;
T_16 ;
    %wait E_0x55fb14799220;
    %load/vec4 v0x55fb147a1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a05c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a0660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a0730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a0940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a02a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a00e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fb147a0010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a07d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a0390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a0520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a0870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fb147a01d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55fb147a0bf0_0;
    %assign/vec4 v0x55fb147a05c0_0, 0;
    %load/vec4 v0x55fb147a0f30_0;
    %assign/vec4 v0x55fb147a0660_0, 0;
    %load/vec4 v0x55fb147a0fd0_0;
    %assign/vec4 v0x55fb147a0730_0, 0;
    %load/vec4 v0x55fb147a1210_0;
    %assign/vec4 v0x55fb147a0940_0, 0;
    %load/vec4 v0x55fb147a0a10_0;
    %assign/vec4 v0x55fb147a02a0_0, 0;
    %load/vec4 v0x55fb147a0e60_0;
    %assign/vec4 v0x55fb147a0520_0, 0;
    %load/vec4 v0x55fb147a1140_0;
    %assign/vec4 v0x55fb147a0870_0, 0;
    %load/vec4 v0x55fb1479ff10_0;
    %assign/vec4 v0x55fb147a01d0_0, 0;
    %load/vec4 v0x55fb1479fe40_0;
    %assign/vec4 v0x55fb147a00e0_0, 0;
    %load/vec4 v0x55fb1479fd30_0;
    %assign/vec4 v0x55fb147a0010_0, 0;
    %load/vec4 v0x55fb147a1070_0;
    %assign/vec4 v0x55fb147a07d0_0, 0;
    %load/vec4 v0x55fb147a0d90_0;
    %assign/vec4 v0x55fb147a0480_0, 0;
    %load/vec4 v0x55fb147a0cc0_0;
    %assign/vec4 v0x55fb147a0390_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fb1479e120;
T_17 ;
    %wait E_0x55fb14799220;
    %load/vec4 v0x55fb1479f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fb1479eb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb1479eac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb1479ef40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fb1479f0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb1479edd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb1479ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb1479eea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb1479f010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb1479f1b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55fb1479e670_0;
    %assign/vec4 v0x55fb1479eb80_0, 0;
    %load/vec4 v0x55fb1479f280_0;
    %assign/vec4 v0x55fb1479f0e0_0, 0;
    %load/vec4 v0x55fb1479ea20_0;
    %assign/vec4 v0x55fb1479f010_0, 0;
    %load/vec4 v0x55fb1479f5a0_0;
    %assign/vec4 v0x55fb1479f1b0_0, 0;
    %load/vec4 v0x55fb1479e590_0;
    %assign/vec4 v0x55fb1479eac0_0, 0;
    %load/vec4 v0x55fb1479e870_0;
    %assign/vec4 v0x55fb1479eea0_0, 0;
    %load/vec4 v0x55fb1479e730_0;
    %assign/vec4 v0x55fb1479ed00_0, 0;
    %load/vec4 v0x55fb1479e7d0_0;
    %assign/vec4 v0x55fb1479edd0_0, 0;
    %load/vec4 v0x55fb1479e960_0;
    %assign/vec4 v0x55fb1479ef40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55fb147a2000;
T_18 ;
    %wait E_0x55fb14799220;
    %load/vec4 v0x55fb147a2ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a2a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fb147a26f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fb147a2790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a2900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fb147a2830_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55fb147a2600_0;
    %assign/vec4 v0x55fb147a2a60_0, 0;
    %load/vec4 v0x55fb147a2240_0;
    %assign/vec4 v0x55fb147a26f0_0, 0;
    %load/vec4 v0x55fb147a23b0_0;
    %assign/vec4 v0x55fb147a2790_0, 0;
    %load/vec4 v0x55fb147a2510_0;
    %assign/vec4 v0x55fb147a2900_0, 0;
    %load/vec4 v0x55fb147a2470_0;
    %assign/vec4 v0x55fb147a2830_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55fb14799bf0;
T_19 ;
    %wait E_0x55fb14799db0;
    %load/vec4 v0x55fb1479a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14799e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1479a150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1479a260_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55fb14799fc0_0;
    %load/vec4 v0x55fb14799ef0_0;
    %parti/s 5, 16, 6;
    %load/vec4 v0x55fb1479a090_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fb14799ef0_0;
    %parti/s 5, 16, 6;
    %load/vec4 v0x55fb1479a090_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14799e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1479a150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1479a260_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14799e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1479a150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1479a260_0, 0, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55fb14799050;
T_20 ;
    %wait E_0x55fb14799220;
    %load/vec4 v0x55fb14799980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14799380_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14799460_0, 0, 2;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55fb14799550_0;
    %load/vec4 v0x55fb14799610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55fb14799610_0;
    %load/vec4 v0x55fb14799280_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55fb14799380_0, 0, 2;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55fb14799550_0;
    %load/vec4 v0x55fb14799610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55fb14799610_0;
    %load/vec4 v0x55fb14799280_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %nor/r;
    %load/vec4 v0x55fb14799740_0;
    %and;
    %load/vec4 v0x55fb14799800_0;
    %load/vec4 v0x55fb14799280_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55fb14799800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55fb14799380_0, 0, 2;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14799380_0, 0, 2;
T_20.5 ;
T_20.3 ;
    %load/vec4 v0x55fb14799550_0;
    %load/vec4 v0x55fb14799610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55fb14799610_0;
    %load/vec4 v0x55fb14799280_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55fb14799460_0, 0, 2;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x55fb14799550_0;
    %load/vec4 v0x55fb14799610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55fb14799610_0;
    %load/vec4 v0x55fb14799280_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %nor/r;
    %load/vec4 v0x55fb14799740_0;
    %and;
    %load/vec4 v0x55fb14799800_0;
    %load/vec4 v0x55fb14799280_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55fb14799800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55fb14799460_0, 0, 2;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fb14799460_0, 0, 2;
T_20.9 ;
T_20.7 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55fb14797210;
T_21 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb14797450_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x55fb1475a5e0;
T_22 ;
    %vpi_call 2 291 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 292 "$dumpvars" {0 0 0};
    %delay 60, 0;
    %vpi_call 2 293 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55fb1475a5e0;
T_23 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb147a8aa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb147a8aa0_0, 0, 1;
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "TopLevelSimulation.v";
    "./Modulos/Somador4.v";
    "./Modulos/ALU.v";
    "./Modulos/ControleALU.v";
    "./Modulos/Somador.v";
    "./Modulos/Clock.v";
    "./Modulos/Controller.v";
    "./Modulos/Data_Memory.v";
    "./Modulos/AND.v";
    "./Pipeline/Hazard_Forwarding/Forwarding.v";
    "./Pipeline/Hazard_Forwarding/Harzard.v";
    "./Modulos/Memoria_instrucoes.v";
    "./Modulos/MUX.v";
    "./Modulos/PC.v";
    "./Pipeline/Regs_Pipeline/EXE_MEM.v";
    "./Pipeline/Regs_Pipeline/ID_EXE.v";
    "./Pipeline/Regs_Pipeline/IF_ID.v";
    "./Pipeline/Regs_Pipeline/MEM_WB.v";
    "./Modulos/Registradores.v";
    "./Modulos/LeftShift2.v";
    "./Modulos/Ext_Sinal.v";
