#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 23 19:52:40 2025
# Process ID: 46312
# Current directory: D:/FPGA/matrix_matrix_mul3/viviado_platform
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36912 D:\FPGA\matrix_matrix_mul3\viviado_platform\viviado_platform.xpr
# Log file: D:/FPGA/matrix_matrix_mul3/viviado_platform/vivado.log
# Journal file: D:/FPGA/matrix_matrix_mul3/viviado_platform\vivado.jou
# Running On: hutong, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34038 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.xpr
open_bd_design {D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_addr_width {64} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {512} \
  CONFIG.c_mm2s_burst_size {64} \
  CONFIG.c_s_axis_s2mm_tdata_width {512} \
] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
undo
set_property CONFIG.c_addr_width {32} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
undo
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {512} \
  CONFIG.c_mm2s_burst_size {64} \
  CONFIG.c_s2mm_burst_size {64} \
  CONFIG.c_s_axis_s2mm_tdata_width {512} \
] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "DDR" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "DDR" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "DDR" is_range "false"}} [get_bd_cells /axi_dma_0]
save_bd_design
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]
undo
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins clk_wiz_0/clk_out2]
startgroup
endgroup
generate_target all [get_files  D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.ip_user_files -ipstatic_source_dir D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/modelsim} {questa=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/questa} {riviera=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/riviera} {activehdl=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_cells axi_dma_0]
validate_bd_design
