###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID ic21)
#  Generated on:      Mon Mar 10 14:14:28 2025
#  Design:            sha256
#  Command:           report_timing > ../timing_0.7_550.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   read_data[19] (^) checked with  leading edge of 'clk'
Beginpoint: cs            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_tc
Other End Arrival Time          0.000
- External Delay              300.000
+ Phase Shift                 550.000
= Required Time               250.000
- Arrival Time                250.100
= Slack Time                   -0.100
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |         Cell          |  Delay | Arrival | Required | 
     |                        |                 |                       |        |  Time   |   Time   | 
     |------------------------+-----------------+-----------------------+--------+---------+----------| 
     |                        | cs ^            |                       |        |   1.000 |    0.900 | 
     | g7669                  | A ^ -> Y v      | INVx2_ASAP7_75t_SL    |  3.500 |   4.500 |    4.400 | 
     | FE_RC_30_0             | A v -> Y v      | OR3x2_ASAP7_75t_SL    | 23.900 |  28.400 |   28.300 | 
     | FE_RC_46_0             | A v -> Y v      | OR3x1_ASAP7_75t_SL    | 29.700 |  58.100 |   58.000 | 
     | g18429                 | A v -> Y ^      | INVx1_ASAP7_75t_SL    |  7.100 |  65.200 |   65.100 | 
     | g18425__2250           | A ^ -> Y ^      | AND3x2_ASAP7_75t_SL   | 25.000 |  90.200 |   90.100 | 
     | g18417__8757           | B ^ -> Y ^      | AND2x4_ASAP7_75t_SL   | 20.600 | 110.800 |  110.700 | 
     | FE_OFC152_n_843        | A ^ -> Y ^      | BUFx6f_ASAP7_75t_SL   | 29.900 | 140.700 |  140.600 | 
     | g18105__8757           | A2 ^ -> Y ^     | AO222x2_ASAP7_75t_SL  | 19.800 | 160.500 |  160.400 | 
     | FE_RC_45_0             | C ^ -> Y v      | AOI221x1_ASAP7_75t_SL | 12.000 | 172.500 |  172.400 | 
     | FE_OCPC255_n_1237      | A v -> Y v      | BUFx3_ASAP7_75t_SL    | 19.800 | 192.300 |  192.200 | 
     | g17944__6083           | D v -> Y v      | AND5x1_ASAP7_75t_SL   | 23.100 | 215.400 |  215.300 | 
     | g17901__9682           | A v -> Y ^      | NAND5xp2_ASAP7_75t_SL |  8.900 | 224.300 |  224.200 | 
     | FE_OFC163_read_data_19 | A ^ -> Y ^      | BUFx2_ASAP7_75t_SL    | 19.200 | 243.500 |  243.400 | 
     |                        | read_data[19] ^ |                       |  6.600 | 250.100 |  250.000 | 
     +------------------------------------------------------------------------------------------------+ 

