TimeQuest Timing Analyzer report for riscv_top
Sat Apr  7 14:31:06 2018
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'm_clock'
 13. Hold: 'm_clock'
 14. Recovery: 'm_clock'
 15. Removal: 'm_clock'
 16. Minimum Pulse Width: 'm_clock'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Setup Transfers
 20. Hold Transfers
 21. Recovery Transfers
 22. Removal Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; riscv_top                                                       ;
; Device Family      ; Cyclone                                                         ;
; Device Name        ; EP1C20F400C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Slow Model                                                      ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; riscv_top.sdc ; OK     ; Sat Apr  7 14:31:05 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; m_clock    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { m_clock } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 33.42 MHz ; 33.42 MHz       ; m_clock    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Setup Summary                    ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; m_clock ; -9.920 ; -10419.947    ;
+---------+--------+---------------+


+---------------------------------+
; Hold Summary                    ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; m_clock ; 0.763 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; m_clock ; -3.740 ; -35.291       ;
+---------+--------+---------------+


+---------------------------------+
; Removal Summary                 ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; m_clock ; 6.105 ; 0.000         ;
+---------+-------+---------------+


+---------------------------------+
; Minimum Pulse Width Summary     ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; m_clock ; 8.438 ; 0.000         ;
+---------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'm_clock'                                                                                                                                 ;
+--------+--------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -9.920 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~983 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.799     ;
; -9.920 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~855 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.799     ;
; -9.919 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~983 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.742     ;
; -9.919 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~855 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.742     ;
; -9.884 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~279 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.763     ;
; -9.883 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~279 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.706     ;
; -9.832 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~420 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.711     ;
; -9.831 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~420 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.654     ;
; -9.830 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~452 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.709     ;
; -9.829 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~452 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.652     ;
; -9.815 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~879 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.694     ;
; -9.814 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~879 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.637     ;
; -9.795 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~14  ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.762     ;
; -9.794 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~14  ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.705     ;
; -9.793 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~46  ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.760     ;
; -9.792 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~46  ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.703     ;
; -9.790 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~951 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.669     ;
; -9.789 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~951 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.612     ;
; -9.765 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~68  ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.732     ;
; -9.764 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~68  ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.675     ;
; -9.763 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~100 ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.730     ;
; -9.762 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~100 ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.673     ;
; -9.752 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~196 ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.719     ;
; -9.751 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~196 ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.662     ;
; -9.750 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~132 ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.717     ;
; -9.749 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~132 ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.660     ;
; -9.725 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~537 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.604     ;
; -9.724 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~537 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.547     ;
; -9.716 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~983 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.539     ;
; -9.716 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~855 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.539     ;
; -9.687 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~78  ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.566     ;
; -9.686 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~78  ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.509     ;
; -9.683 ; rv32i_core:core|order.01110001 ; rv32i_core:core|gen_gr:gr|gr~983 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.506     ;
; -9.683 ; rv32i_core:core|order.01110001 ; rv32i_core:core|gen_gr:gr|gr~855 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.506     ;
; -9.680 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~279 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.503     ;
; -9.661 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~55  ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.540     ;
; -9.660 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~119 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.539     ;
; -9.660 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~55  ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.483     ;
; -9.659 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~119 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.482     ;
; -9.656 ; rv32i_core:core|exeb           ; led_buf[0]                       ; m_clock      ; m_clock     ; 20.000       ; -0.172     ; 29.314     ;
; -9.655 ; rv32i_core:core|exer           ; led_buf[0]                       ; m_clock      ; m_clock     ; 20.000       ; -0.228     ; 29.257     ;
; -9.649 ; rv32i_core:core|exeb           ; led_buf[1]                       ; m_clock      ; m_clock     ; 20.000       ; -0.172     ; 29.307     ;
; -9.648 ; rv32i_core:core|exer           ; led_buf[1]                       ; m_clock      ; m_clock     ; 20.000       ; -0.228     ; 29.250     ;
; -9.647 ; rv32i_core:core|order.01110001 ; rv32i_core:core|gen_gr:gr|gr~279 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.470     ;
; -9.644 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~183 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.523     ;
; -9.643 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~183 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.466     ;
; -9.640 ; rv32i_core:core|exeb           ; led_buf[7]                       ; m_clock      ; m_clock     ; 20.000       ; -0.172     ; 29.298     ;
; -9.639 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~151 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.518     ;
; -9.639 ; rv32i_core:core|exer           ; led_buf[7]                       ; m_clock      ; m_clock     ; 20.000       ; -0.228     ; 29.241     ;
; -9.638 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~151 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.461     ;
; -9.634 ; rv32i_core:core|exei_2         ; rv32i_core:core|gen_gr:gr|gr~983 ; m_clock      ; m_clock     ; 20.000       ; -0.178     ; 29.423     ;
; -9.634 ; rv32i_core:core|exei_2         ; rv32i_core:core|gen_gr:gr|gr~855 ; m_clock      ; m_clock     ; 20.000       ; -0.178     ; 29.423     ;
; -9.628 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~420 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.451     ;
; -9.627 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~471 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.506     ;
; -9.626 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~452 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.449     ;
; -9.626 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~471 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.449     ;
; -9.616 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~25  ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.495     ;
; -9.615 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~25  ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.438     ;
; -9.613 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~89  ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.492     ;
; -9.612 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~599 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.491     ;
; -9.612 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~89  ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.435     ;
; -9.611 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~879 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.434     ;
; -9.611 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~599 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.434     ;
; -9.609 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~727 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.488     ;
; -9.608 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~727 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.431     ;
; -9.601 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~87  ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.480     ;
; -9.600 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~87  ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.423     ;
; -9.599 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~23  ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.478     ;
; -9.598 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~345 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.477     ;
; -9.598 ; rv32i_core:core|exei_2         ; rv32i_core:core|gen_gr:gr|gr~279 ; m_clock      ; m_clock     ; 20.000       ; -0.178     ; 29.387     ;
; -9.598 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~23  ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.421     ;
; -9.597 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~345 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.420     ;
; -9.596 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~857 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.475     ;
; -9.595 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~281 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.474     ;
; -9.595 ; rv32i_core:core|order.01110001 ; rv32i_core:core|gen_gr:gr|gr~420 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.418     ;
; -9.595 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~857 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.418     ;
; -9.594 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~281 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.417     ;
; -9.593 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~729 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.472     ;
; -9.593 ; rv32i_core:core|order.01110001 ; rv32i_core:core|gen_gr:gr|gr~452 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.416     ;
; -9.592 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~729 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.415     ;
; -9.591 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~14  ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.502     ;
; -9.589 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~46  ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.500     ;
; -9.586 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~951 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.409     ;
; -9.578 ; rv32i_core:core|order.01110001 ; rv32i_core:core|gen_gr:gr|gr~879 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.401     ;
; -9.576 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~366 ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.543     ;
; -9.575 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~366 ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.486     ;
; -9.574 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~271 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.453     ;
; -9.573 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~335 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.452     ;
; -9.573 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~334 ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 29.540     ;
; -9.573 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~271 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.396     ;
; -9.572 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~335 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.395     ;
; -9.572 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~334 ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.483     ;
; -9.571 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~495 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.450     ;
; -9.570 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~463 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.449     ;
; -9.570 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~495 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.393     ;
; -9.569 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~463 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.392     ;
; -9.561 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~68  ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.472     ;
; -9.560 ; rv32i_core:core|exeb           ; rv32i_core:core|gen_gr:gr|gr~791 ; m_clock      ; m_clock     ; 20.000       ; -0.088     ; 29.439     ;
; -9.559 ; rv32i_core:core|order.01011010 ; rv32i_core:core|gen_gr:gr|gr~100 ; m_clock      ; m_clock     ; 20.000       ; -0.056     ; 29.470     ;
; -9.559 ; rv32i_core:core|exer           ; rv32i_core:core|gen_gr:gr|gr~791 ; m_clock      ; m_clock     ; 20.000       ; -0.144     ; 29.382     ;
+--------+--------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'm_clock'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.763 ; rv32i_core:core|dest[3]                                                                           ; rv32i_core:core|dst[3]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.776      ;
; 0.771 ; rst_d[1]                                                                                          ; rv32i_core:core|rst_d          ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.784      ;
; 0.772 ; rst_d[0]                                                                                          ; rst_d[1]                       ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.785      ;
; 0.911 ; rv32i_core:core|order.00010111                                                                    ; rv32i_core:core|order.00010111 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.924      ;
; 0.923 ; rv32i_core:core|order.01010010                                                                    ; rv32i_core:core|order.01010010 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.936      ;
; 0.929 ; rv32i_core:core|imm[19]                                                                           ; rv32i_core:core|imm[19]        ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.942      ;
; 0.970 ; rv32i_core:core|dest[0]                                                                           ; rv32i_core:core|dst[0]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 0.983      ;
; 0.989 ; rv32i_core:core|rd_tmp[0]                                                                         ; rv32i_core:core|tmp[0]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.002      ;
; 0.991 ; rv32i_core:core|dest[2]                                                                           ; rv32i_core:core|dst[2]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.004      ;
; 1.001 ; rv32i_core:core|dest[4]                                                                           ; rv32i_core:core|dst[4]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.014      ;
; 1.023 ; rv32i_core:core|dest[1]                                                                           ; rv32i_core:core|dst[1]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.036      ;
; 1.094 ; rv32i_core:core|order.00010101                                                                    ; rv32i_core:core|order.00010101 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.107      ;
; 1.102 ; rv32i_core:core|order.01101110                                                                    ; rv32i_core:core|order.01101110 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.115      ;
; 1.107 ; rv32i_core:core|order.00011100                                                                    ; rv32i_core:core|order.00011100 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.120      ;
; 1.114 ; rv32i_core:core|order.00010000                                                                    ; rv32i_core:core|order.00010000 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.127      ;
; 1.116 ; rv32i_core:core|order.00010011                                                                    ; rv32i_core:core|order.00010011 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.129      ;
; 1.126 ; rv32i_core:core|exej                                                                              ; rv32i_core:core|exej           ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.139      ;
; 1.128 ; rv32i_core:core|order.01110100                                                                    ; rv32i_core:core|order.01110100 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.141      ;
; 1.175 ; rv32i_core:core|order.00001011                                                                    ; rv32i_core:core|order.00001011 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.188      ;
; 1.176 ; rv32i_core:core|order.00001111                                                                    ; rv32i_core:core|order.00001111 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.189      ;
; 1.178 ; rv32i_core:core|order.00011000                                                                    ; rv32i_core:core|order.00011000 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.191      ;
; 1.182 ; rv32i_core:core|order.01011111                                                                    ; rv32i_core:core|order.01011111 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.195      ;
; 1.185 ; rv32i_core:core|order.00000000                                                                    ; rv32i_core:core|order.00000000 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.198      ;
; 1.186 ; rv32i_core:core|imm12[11]                                                                         ; rv32i_core:core|imm12[11]      ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.199      ;
; 1.186 ; rv32i_core:core|order.01110000                                                                    ; rv32i_core:core|order.01110000 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.199      ;
; 1.212 ; rv32i_core:core|order.01011001                                                                    ; rv32i_core:core|order.01011001 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.225      ;
; 1.287 ; rv32i_core:core|order.00010100                                                                    ; rv32i_core:core|order.00010100 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.300      ;
; 1.292 ; rv32i_core:core|order.00001110                                                                    ; rv32i_core:core|order.00001110 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.305      ;
; 1.310 ; rv32i_core:core|order.00011001                                                                    ; rv32i_core:core|order.00011001 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.323      ;
; 1.311 ; rv32i_core:core|order.01101011                                                                    ; rv32i_core:core|order.01101011 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.324      ;
; 1.311 ; rv32i_core:core|order.00011101                                                                    ; rv32i_core:core|order.00011101 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.324      ;
; 1.320 ; rv32i_core:core|order.01101000                                                                    ; rv32i_core:core|order.01101000 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.333      ;
; 1.320 ; rv32i_core:core|order.01100110                                                                    ; rv32i_core:core|order.01100110 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.333      ;
; 1.341 ; rv32i_core:core|pc[1]                                                                             ; rv32i_core:core|pc[1]          ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.354      ;
; 1.368 ; rv32i_core:core|ord.01010110                                                                      ; rv32i_core:core|odr.01010110   ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.381      ;
; 1.418 ; rv32i_core:core|rd[4]                                                                             ; rv32i_core:core|dest[4]        ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.431      ;
; 1.531 ; rv32i_core:core|order.01110001                                                                    ; rv32i_core:core|order.01110001 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.544      ;
; 1.565 ; rv32i_core:core|rd[0]                                                                             ; rv32i_core:core|dest[0]        ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.578      ;
; 1.570 ; rv32i_core:core|ord.01011010                                                                      ; rv32i_core:core|adr[1]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.583      ;
; 1.577 ; rv32i_core:core|rd[3]                                                                             ; rv32i_core:core|dest[3]        ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.590      ;
; 1.693 ; rv32i_core:core|rd_tmp[7]                                                                         ; rv32i_core:core|tmp[7]         ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 1.764      ;
; 1.696 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[9]  ; rv32i_core:core|rd[2]          ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 1.712      ;
; 1.707 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[7]  ; rv32i_core:core|rd[0]          ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 1.723      ;
; 1.711 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[8]  ; rv32i_core:core|rd[1]          ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 1.727      ;
; 1.738 ; rv32i_core:core|order.01101100                                                                    ; rv32i_core:core|order.01101100 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.751      ;
; 1.753 ; rv32i_core:core|order.01100101                                                                    ; rv32i_core:core|order.01100101 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.766      ;
; 1.761 ; rv32i_core:core|rd_tmp[2]                                                                         ; rv32i_core:core|tmp[2]         ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 1.832      ;
; 1.762 ; rv32i_core:core|order.00010110                                                                    ; rv32i_core:core|order.00010110 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.775      ;
; 1.769 ; rv32i_core:core|rd[1]                                                                             ; rv32i_core:core|dest[1]        ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.782      ;
; 1.778 ; rv32i_core:core|rd[2]                                                                             ; rv32i_core:core|dest[2]        ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.791      ;
; 1.781 ; rv32i_core:core|rd_tmp[3]                                                                         ; rv32i_core:core|tmp[3]         ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 1.852      ;
; 1.782 ; rv32i_core:core|rd_tmp[8]                                                                         ; rv32i_core:core|tmp[8]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.795      ;
; 1.801 ; rv32i_core:core|order.01110010                                                                    ; rv32i_core:core|order.01110010 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.814      ;
; 1.831 ; rv32i_core:core|dec                                                                               ; rv32i_core:core|order.01010110 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.844      ;
; 1.831 ; rv32i_core:core|dec                                                                               ; rv32i_core:core|order.01101001 ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 1.844      ;
; 1.843 ; rv32i_core:core|adr[1]                                                                            ; rv32i_core:core|ben[1]         ; m_clock      ; m_clock     ; 0.000        ; -0.058     ; 1.798      ;
; 1.865 ; rv32i_core:core|ord.01011010                                                                      ; rv32i_core:core|odr.01011010   ; m_clock      ; m_clock     ; 0.000        ; -0.058     ; 1.820      ;
; 1.876 ; rv32i_core:core|ord.01010111                                                                      ; rv32i_core:core|odr.01010111   ; m_clock      ; m_clock     ; 0.000        ; -0.058     ; 1.831      ;
; 1.882 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[20] ; rv32i_core:core|imm[8]         ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 1.898      ;
; 1.882 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[20] ; rv32i_core:core|imm[10]        ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 1.898      ;
; 1.910 ; rv32i_core:core|adr[0]                                                                            ; rv32i_core:core|ben[0]         ; m_clock      ; m_clock     ; 0.000        ; -0.058     ; 1.865      ;
; 2.063 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[10] ; rv32i_core:core|rd[3]          ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.079      ;
; 2.063 ; rv32i_core:core|rd_tmp[5]                                                                         ; rv32i_core:core|tmp[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 2.134      ;
; 2.066 ; rv32i_core:core|dec                                                                               ; rv32i_core:core|dec            ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 2.079      ;
; 2.068 ; rv32i_core:core|imm12[5]                                                                          ; rv32i_core:core|imm12[5]       ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 2.081      ;
; 2.076 ; rv32i_core:core|rd_tmp[6]                                                                         ; rv32i_core:core|tmp[6]         ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 2.147      ;
; 2.084 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[27] ; rv32i_core:core|imm12[6]       ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.100      ;
; 2.084 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[11] ; rv32i_core:core|rd[4]          ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.100      ;
; 2.084 ; rv32i_core:core|adr[1]                                                                            ; rv32i_core:core|adr[1]         ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 2.097      ;
; 2.087 ; ram_wrap:ramw|data_ram:ram3|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[6] ; rv32i_core:core|rd_tmp[6]      ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.103      ;
; 2.097 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[24] ; rv32i_core:core|imm12[4]       ; m_clock      ; m_clock     ; 0.000        ; 0.037      ; 2.147      ;
; 2.123 ; rv32i_core:core|order.01011010                                                                    ; rv32i_core:core|ord.01011010   ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 2.136      ;
; 2.131 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[24] ; rv32i_core:core|imm[12]        ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.147      ;
; 2.149 ; rv32i_core:core|order.01010010                                                                    ; rv32i_core:core|exej           ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 2.162      ;
; 2.150 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[7]  ; rv32i_core:core|imm12[0]       ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.166      ;
; 2.167 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[25] ; rv32i_core:core|imm12[4]       ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.183      ;
; 2.168 ; rom_wrap:romw|code_rom:rom|altsyncram:altsyncram_component|altsyncram_ch31:auto_generated|q_a[8]  ; rv32i_core:core|imm12[1]       ; m_clock      ; m_clock     ; 0.000        ; 0.003      ; 2.184      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~767                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~895                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~799                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~831                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~735                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~863                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~95                                                                   ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|rs1[0]                                                                            ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~127                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~417                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~289                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~321                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~416                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~448                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~288                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~320                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|rs1[1]                                                                            ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|rs1[3]                                                                            ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~639                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~1023                                                                 ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~927                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~991                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
; 2.217 ; rv32i_core:core|gen_gr:gr|gr~607                                                                  ; rv32i_core:core|adr[5]         ; m_clock      ; m_clock     ; 0.000        ; 0.178      ; 2.408      ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Recovery: 'm_clock'                                                                                                  ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -3.740 ; rst_n     ; led_buf[0]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.148      ;
; -3.740 ; rst_n     ; led_buf[1]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.148      ;
; -3.732 ; rst_n     ; led_buf[7]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.140      ;
; -3.719 ; rst_n     ; led_buf[2]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.127      ;
; -3.719 ; rst_n     ; led_buf[3]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.127      ;
; -3.717 ; rst_n     ; led_buf[6]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.125      ;
; -3.697 ; rst_n     ; led_buf[4]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.105      ;
; -3.697 ; rst_n     ; led_buf[5]                ; m_clock      ; m_clock     ; 20.000       ; 2.578      ; 8.105      ;
; -2.765 ; rst_n     ; rst_d[1]                  ; m_clock      ; m_clock     ; 20.000       ; 2.748      ; 7.480      ;
; -2.765 ; rst_n     ; rst_d[0]                  ; m_clock      ; m_clock     ; 20.000       ; 2.748      ; 7.480      ;
; 13.844 ; rst_d[1]  ; rv32i_core:core|ift       ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 6.123      ;
; 13.844 ; rst_d[1]  ; rv32i_core:core|exeu      ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 6.123      ;
; 13.844 ; rst_d[1]  ; rv32i_core:core|exej      ; m_clock      ; m_clock     ; 20.000       ; 0.000      ; 6.123      ;
; 13.845 ; rst_d[1]  ; rv32i_core:core|meml_1    ; m_clock      ; m_clock     ; 20.000       ; -0.086     ; 6.036      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|dec       ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|meml_2    ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|exei_2    ; m_clock      ; m_clock     ; 20.000       ; 0.092      ; 6.211      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|exes      ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|exer      ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|exei_1    ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|exei_jalr ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.848 ; rst_d[1]  ; rv32i_core:core|meml_last ; m_clock      ; m_clock     ; 20.000       ; 0.058      ; 6.177      ;
; 13.849 ; rst_d[1]  ; rv32i_core:core|exeb      ; m_clock      ; m_clock     ; 20.000       ; 0.002      ; 6.120      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removal: 'm_clock'                                                                                                  ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 6.105 ; rst_d[1]  ; rv32i_core:core|exeb      ; m_clock      ; m_clock     ; 0.000        ; 0.002      ; 6.120      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|dec       ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|meml_2    ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|exei_2    ; m_clock      ; m_clock     ; 0.000        ; 0.092      ; 6.211      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|exes      ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|exer      ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|exei_1    ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|exei_jalr ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.106 ; rst_d[1]  ; rv32i_core:core|meml_last ; m_clock      ; m_clock     ; 0.000        ; 0.058      ; 6.177      ;
; 6.109 ; rst_d[1]  ; rv32i_core:core|meml_1    ; m_clock      ; m_clock     ; 0.000        ; -0.086     ; 6.036      ;
; 6.110 ; rst_d[1]  ; rv32i_core:core|ift       ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 6.123      ;
; 6.110 ; rst_d[1]  ; rv32i_core:core|exeu      ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 6.123      ;
; 6.110 ; rst_d[1]  ; rv32i_core:core|exej      ; m_clock      ; m_clock     ; 0.000        ; 0.000      ; 6.123      ;
; 7.719 ; rst_n     ; rst_d[1]                  ; m_clock      ; m_clock     ; 0.000        ; 2.748      ; 7.480      ;
; 7.719 ; rst_n     ; rst_d[0]                  ; m_clock      ; m_clock     ; 0.000        ; 2.748      ; 7.480      ;
; 8.510 ; rst_n     ; led_buf[4]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.105      ;
; 8.510 ; rst_n     ; led_buf[5]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.105      ;
; 8.530 ; rst_n     ; led_buf[6]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.125      ;
; 8.532 ; rst_n     ; led_buf[2]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.127      ;
; 8.532 ; rst_n     ; led_buf[3]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.127      ;
; 8.545 ; rst_n     ; led_buf[7]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.140      ;
; 8.553 ; rst_n     ; led_buf[0]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.148      ;
; 8.553 ; rst_n     ; led_buf[1]                ; m_clock      ; m_clock     ; 0.000        ; 2.578      ; 8.148      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'm_clock'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                      ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[0]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[0]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[1]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[1]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[2]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[2]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[3]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[3]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[4]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[4]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[5]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[5]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[6]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[6]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; led_buf[7]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; led_buf[7]                                                                                                                  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[1]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[1]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[3]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[3]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[4]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[4]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[5]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[5]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[6]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[6]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[7]                           ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[7]                           ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg11 ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg11 ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg10 ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg10 ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg11 ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg11 ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg7  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg7  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg8  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg8  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg9  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg9  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_we_reg        ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_we_reg        ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg10 ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg10 ;
; 8.438 ; 10.000       ; 1.562          ; High Pulse Width ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg11 ;
; 8.438 ; 10.000       ; 1.562          ; Low Pulse Width  ; m_clock ; Rise       ; ram_wrap:ramw|data_ram:ram0|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a2~porta_address_reg11 ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led[*]    ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[0]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[1]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[2]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[3]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[4]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[5]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[6]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[7]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led[*]    ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[0]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[1]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[2]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[3]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[4]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[5]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[6]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
;  led[7]   ; m_clock    ; 4.561 ; 4.561 ; Rise       ; m_clock         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; m_clock    ; m_clock  ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; m_clock    ; m_clock  ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; m_clock    ; m_clock  ; 23       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; m_clock    ; m_clock  ; 23       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr  7 14:31:04 2018
Info: Command: quartus_sta riscv -c riscv_top
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Reading SDC File: 'riscv_top.sdc'
Warning: Ignored filter at riscv_top.sdc(66): SW* could not be matched with a port
Warning: Ignored set_input_delay at riscv_top.sdc(66): Argument <targets> is an empty collection
    Info: set_input_delay  -add_delay -rise -min -clock [get_clocks {m_clock}]  3.000 [get_ports {SW*}]
Warning: Ignored set_input_delay at riscv_top.sdc(67): Argument <targets> is an empty collection
    Info: set_input_delay  -add_delay -rise -max -clock [get_clocks {m_clock}] 18.000 [get_ports {SW*}]
Warning: Found combinational loop of 409 nodes
    Warning: Node "core|rs2[1]|combout"
    Warning: Node "core|gr|gr~479|datab"
    Warning: Node "core|gr|gr~479|combout"
    Warning: Node "core|gr|gr~447|dataa"
    Warning: Node "core|gr|gr~447|combout"
    Warning: Node "core|gr|gr~2304|datab"
    Warning: Node "core|gr|gr~2304|combout"
    Warning: Node "core|gr|s2_rd[31]~34|datac"
    Warning: Node "core|gr|s2_rd[31]~34|combout"
    Warning: Node "core|_net_136~1|datac"
    Warning: Node "core|_net_136~1|combout"
    Warning: Node "core|_gr_wd[0]~99|datab"
    Warning: Node "core|_gr_wd[0]~99|combout"
    Warning: Node "core|_gr_rs1~1|dataa"
    Warning: Node "core|_gr_rs1~1|combout"
    Warning: Node "core|_gr_rs2~10|dataa"
    Warning: Node "core|_gr_rs2~10|combout"
    Warning: Node "core|_gr_rs2~11|datac"
    Warning: Node "core|_gr_rs2~11|combout"
    Warning: Node "core|rs2[1]|dataa"
    Warning: Node "core|rs2[2]|datab"
    Warning: Node "core|rs2[2]|combout"
    Warning: Node "core|gr|gr~2304|datac"
    Warning: Node "core|gr|gr~2301|datac"
    Warning: Node "core|gr|gr~2301|combout"
    Warning: Node "core|gr|gr~2304|dataa"
    Warning: Node "core|gr|gr~767|datab"
    Warning: Node "core|gr|gr~767|combout"
    Warning: Node "core|gr|gr~2294|datac"
    Warning: Node "core|gr|gr~2294|combout"
    Warning: Node "core|gr|s2_rd[31]~34|dataa"
    Warning: Node "core|gr|gr~895|dataa"
    Warning: Node "core|gr|gr~895|combout"
    Warning: Node "core|gr|gr~767|dataa"
    Warning: Node "core|gr|gr~671|datad"
    Warning: Node "core|gr|gr~671|combout"
    Warning: Node "core|gr|gr~799|datab"
    Warning: Node "core|gr|gr~799|combout"
    Warning: Node "core|gr|gr~2291|dataa"
    Warning: Node "core|gr|gr~2291|combout"
    Warning: Node "core|gr|gr~2294|dataa"
    Warning: Node "core|gr|gr~703|dataa"
    Warning: Node "core|gr|gr~703|combout"
    Warning: Node "core|gr|gr~2291|datad"
    Warning: Node "core|gr|gr~831|datab"
    Warning: Node "core|gr|gr~831|combout"
    Warning: Node "core|gr|gr~703|datab"
    Warning: Node "core|gr|gr~735|dataa"
    Warning: Node "core|gr|gr~735|combout"
    Warning: Node "core|gr|gr~863|dataa"
    Warning: Node "core|gr|gr~863|combout"
    Warning: Node "core|gr|gr~2294|datad"
    Warning: Node "core|gr|s2_rd[0]~1|datac"
    Warning: Node "core|gr|s2_rd[0]~1|combout"
    Warning: Node "core|gr|s2_rd[0]~2|datac"
    Warning: Node "core|gr|s2_rd[0]~2|combout"
    Warning: Node "core|gr|s2_rd[31]~34|datad"
    Warning: Node "core|rs2[3]|dataa"
    Warning: Node "core|rs2[3]|combout"
    Warning: Node "core|gr|gr~2301|dataa"
    Warning: Node "core|gr|gr~895|datab"
    Warning: Node "core|gr|gr~799|dataa"
    Warning: Node "core|gr|gr~671|datab"
    Warning: Node "core|gr|gr~831|dataa"
    Warning: Node "core|gr|gr~863|datab"
    Warning: Node "core|gr|gr~735|datab"
    Warning: Node "core|gr|s2_rd[0]~1|dataa"
    Warning: Node "core|rs2[0]|dataa"
    Warning: Node "core|rs2[0]|combout"
    Warning: Node "core|gr|gr~447|datab"
    Warning: Node "core|gr|gr~479|datad"
    Warning: Node "core|gr|gr~63|datab"
    Warning: Node "core|gr|gr~63|combout"
    Warning: Node "core|gr|gr~95|datab"
    Warning: Node "core|gr|gr~95|combout"
    Warning: Node "core|gr|gr~2301|datad"
    Warning: Node "core|gr|gr~319|datab"
    Warning: Node "core|gr|gr~319|combout"
    Warning: Node "core|gr|gr~351|dataa"
    Warning: Node "core|gr|gr~351|combout"
    Warning: Node "core|gr|gr~2301|datab"
    Warning: Node "core|gr|gr~191|dataa"
    Warning: Node "core|gr|gr~191|combout"
    Warning: Node "core|gr|gr~2304|datad"
    Warning: Node "core|gr|gr~223|dataa"
    Warning: Node "core|gr|gr~223|combout"
    Warning: Node "core|gr|gr~191|datab"
    Warning: Node "core|gr|gr~2291|datac"
    Warning: Node "core|gr|s2_rd[0]~2|dataa"
    Warning: Node "core|_gr_rs2|datab"
    Warning: Node "core|_gr_rs2|combout"
    Warning: Node "core|gr|s2_rd[0]~2|datab"
    Warning: Node "core|rs2[4]|datab"
    Warning: Node "core|rs2[4]|combout"
    Warning: Node "core|gr|s2_rd[31]~34|datab"
    Warning: Node "core|gr|s2_rd[0]~2|datad"
    Warning: Node "core|_gr_rs1~8|dataa"
    Warning: Node "core|_gr_rs1~8|combout"
    Warning: Node "core|rs1[0]|datab"
    Warning: Node "core|rs1[0]|combout"
    Warning: Node "core|gr|gr~415|dataa"
    Warning: Node "core|gr|gr~415|combout"
    Warning: Node "core|gr|gr~511|dataa"
    Warning: Node "core|gr|gr~511|combout"
    Warning: Node "core|gr|gr~2324|datac"
    Warning: Node "core|gr|gr~2324|combout"
    Warning: Node "core|gr|gr~2325|datab"
    Warning: Node "core|gr|gr~2325|combout"
    Warning: Node "core|_net_136~1|datad"
    Warning: Node "core|_gr_rs2~12|datad"
    Warning: Node "core|_gr_rs2~12|combout"
    Warning: Node "core|_gr_rs1~2|dataa"
    Warning: Node "core|_gr_rs1~2|combout"
    Warning: Node "core|exei_jalr|dataa"
    Warning: Node "core|exei_jalr|combout"
    Warning: Node "core|_gr_rs1~8|datab"
    Warning: Node "core|gr|gr~127|dataa"
    Warning: Node "core|gr|gr~127|combout"
    Warning: Node "core|gr|gr~2321|datac"
    Warning: Node "core|gr|gr~2321|combout"
    Warning: Node "core|gr|gr~2324|dataa"
    Warning: Node "core|gr|gr~31|datab"
    Warning: Node "core|gr|gr~31|combout"
    Warning: Node "core|gr|gr~127|datab"
    Warning: Node "core|gr|gr~383|dataa"
    Warning: Node "core|gr|gr~383|combout"
    Warning: Node "core|gr|gr~2321|dataa"
    Warning: Node "core|gr|gr~287|dataa"
    Warning: Node "core|gr|gr~287|combout"
    Warning: Node "core|gr|gr~383|datab"
    Warning: Node "core|gr|gr~159|dataa"
    Warning: Node "core|gr|gr~159|combout"
    Warning: Node "core|gr|gr~255|dataa"
    Warning: Node "core|gr|gr~255|combout"
    Warning: Node "core|gr|gr~2324|datad"
    Warning: Node "core|gr|gr~2314|dataa"
    Warning: Node "core|gr|gr~2314|combout"
    Warning: Node "core|gr|gr~2325|datad"
    Warning: Node "core|gr|gr~2311|datad"
    Warning: Node "core|gr|gr~2311|combout"
    Warning: Node "core|gr|gr~2314|datab"
    Warning: Node "core|gr|gr~417|dataa"
    Warning: Node "core|gr|gr~417|combout"
    Warning: Node "core|gr|gr~449|datab"
    Warning: Node "core|gr|gr~449|combout"
    Warning: Node "core|gr|gr~1084|datab"
    Warning: Node "core|gr|gr~1084|combout"
    Warning: Node "core|gr|s1_rd[1]~4|dataa"
    Warning: Node "core|gr|s1_rd[1]~4|combout"
    Warning: Node "core|_net_97[1]~1|dataa"
    Warning: Node "core|_net_97[1]~1|combout"
    Warning: Node "core|_gr_rs2~8|dataa"
    Warning: Node "core|_gr_rs2~8|combout"
    Warning: Node "core|_gr_rs2~9|datad"
    Warning: Node "core|_gr_rs2~9|combout"
    Warning: Node "core|_gr_rs2~10|datac"
    Warning: Node "core|adr[1]|datab"
    Warning: Node "core|adr[1]|combout"
    Warning: Node "core|_net_130~2|dataa"
    Warning: Node "core|_net_130~2|combout"
    Warning: Node "core|_gr_rs2~7|datab"
    Warning: Node "core|_gr_rs2~7|combout"
    Warning: Node "core|_gr_rs2~11|datab"
    Warning: Node "core|wdata[8]~19|datad"
    Warning: Node "core|wdata[8]~19|combout"
    Warning: Node "core|_gr_rs2~10|datab"
    Warning: Node "core|_net_128~0|datac"
    Warning: Node "core|_net_128~0|combout"
    Warning: Node "core|wdata[24]~18|datac"
    Warning: Node "core|wdata[24]~18|combout"
    Warning: Node "core|_gr_rs2~11|dataa"
    Warning: Node "core|_net_129~0|dataa"
    Warning: Node "core|_net_129~0|combout"
    Warning: Node "core|_gr_rs2~7|dataa"
    Warning: Node "core|wdata[24]~17|datad"
    Warning: Node "core|wdata[24]~17|combout"
    Warning: Node "core|_gr_rs2~7|datad"
    Warning: Node "core|wdata[16]~16|datad"
    Warning: Node "core|wdata[16]~16|combout"
    Warning: Node "core|_gr_rs2~7|datac"
    Warning: Node "core|Add8~5|datab"
    Warning: Node "core|Add8~5|combout"
    Warning: Node "core|daddr[1]~5|dataa"
    Warning: Node "core|daddr[1]~5|combout"
    Warning: Node "core|adr[1]|datad"
    Warning: Node "core|gr|gr~33|datab"
    Warning: Node "core|gr|gr~33|combout"
    Warning: Node "core|gr|gr~1081|dataa"
    Warning: Node "core|gr|gr~1081|combout"
    Warning: Node "core|gr|gr~1084|datad"
    Warning: Node "core|gr|gr~65|datab"
    Warning: Node "core|gr|gr~65|combout"
    Warning: Node "core|gr|gr~33|dataa"
    Warning: Node "core|gr|gr~289|datad"
    Warning: Node "core|gr|gr~289|combout"
    Warning: Node "core|gr|gr~1081|datad"
    Warning: Node "core|gr|gr~321|dataa"
    Warning: Node "core|gr|gr~321|combout"
    Warning: Node "core|gr|gr~289|dataa"
    Warning: Node "core|gr|gr~161|dataa"
    Warning: Node "core|gr|gr~161|combout"
    Warning: Node "core|gr|gr~193|datab"
    Warning: Node "core|gr|gr~193|combout"
    Warning: Node "core|gr|gr~1084|dataa"
    Warning: Node "core|gr|gr~1074|datab"
    Warning: Node "core|gr|gr~1074|combout"
    Warning: Node "core|gr|s1_rd[1]~4|datac"
    Warning: Node "core|gr|gr~1071|dataa"
    Warning: Node "core|gr|gr~1071|combout"
    Warning: Node "core|gr|gr~1074|datad"
    Warning: Node "core|gr|gr~416|datad"
    Warning: Node "core|gr|gr~416|combout"
    Warning: Node "core|gr|gr~1064|datab"
    Warning: Node "core|gr|gr~1064|combout"
    Warning: Node "core|gr|s1_rd[0]~3|datab"
    Warning: Node "core|gr|s1_rd[0]~3|combout"
    Warning: Node "core|Add7~0|dataa"
    Warning: Node "core|Add7~0|cout"
    Warning: Node "core|_net_97[1]~1|cin"
    Warning: Node "core|Add7~0|combout"
    Warning: Node "core|_gr_rs2~8|datad"
    Warning: Node "core|daddr[0]~4|datad"
    Warning: Node "core|daddr[0]~4|combout"
    Warning: Node "core|_net_130~2|datab"
    Warning: Node "core|wdata[8]~19|dataa"
    Warning: Node "core|_net_128~0|datad"
    Warning: Node "core|_net_129~0|datab"
    Warning: Node "core|wdata[24]~17|dataa"
    Warning: Node "core|wdata[16]~16|dataa"
    Warning: Node "core|Add8~0|dataa"
    Warning: Node "core|Add8~0|cout"
    Warning: Node "core|Add8~5|cin"
    Warning: Node "core|Add8~0|combout"
    Warning: Node "core|order.01010111|dataa"
    Warning: Node "core|order.01010111|combout"
    Warning: Node "core|daddr[0]~4|datab"
    Warning: Node "core|gr|gr~448|datab"
    Warning: Node "core|gr|gr~448|combout"
    Warning: Node "core|gr|gr~416|dataa"
    Warning: Node "core|gr|gr~32|datab"
    Warning: Node "core|gr|gr~32|combout"
    Warning: Node "core|gr|gr~64|dataa"
    Warning: Node "core|gr|gr~64|combout"
    Warning: Node "core|gr|gr~1061|dataa"
    Warning: Node "core|gr|gr~1061|combout"
    Warning: Node "core|gr|gr~1064|dataa"
    Warning: Node "core|gr|gr~160|dataa"
    Warning: Node "core|gr|gr~160|combout"
    Warning: Node "core|gr|gr~1061|datad"
    Warning: Node "core|gr|gr~192|dataa"
    Warning: Node "core|gr|gr~192|combout"
    Warning: Node "core|gr|gr~160|datab"
    Warning: Node "core|gr|gr~288|dataa"
    Warning: Node "core|gr|gr~288|combout"
    Warning: Node "core|gr|gr~320|datab"
    Warning: Node "core|gr|gr~320|combout"
    Warning: Node "core|gr|gr~1064|datad"
    Warning: Node "core|gr|gr~1051|datad"
    Warning: Node "core|gr|gr~1051|combout"
    Warning: Node "core|gr|gr~1054|dataa"
    Warning: Node "core|gr|gr~1054|combout"
    Warning: Node "core|gr|s1_rd[0]~3|dataa"
    Warning: Node "core|gr|_net_0~1|datac"
    Warning: Node "core|gr|_net_0~1|combout"
    Warning: Node "core|_net_136~1|datab"
    Warning: Node "core|_gr_rs2~12|datac"
    Warning: Node "core|gr|s1_rd[1]~4|datab"
    Warning: Node "core|gr|s1_rd[0]~3|datac"
    Warning: Node "core|rs1[1]|datab"
    Warning: Node "core|rs1[1]|combout"
    Warning: Node "core|gr|gr~511|datab"
    Warning: Node "core|gr|gr~415|datab"
    Warning: Node "core|gr|gr~31|dataa"
    Warning: Node "core|gr|gr~287|datab"
    Warning: Node "core|gr|gr~255|datab"
    Warning: Node "core|gr|gr~159|datab"
    Warning: Node "core|gr|gr~2311|dataa"
    Warning: Node "core|gr|_net_0~0|dataa"
    Warning: Node "core|gr|_net_0~0|combout"
    Warning: Node "core|gr|_net_0~1|datab"
    Warning: Node "core|gr|gr~449|dataa"
    Warning: Node "core|gr|gr~417|datab"
    Warning: Node "core|gr|gr~65|dataa"
    Warning: Node "core|gr|gr~321|datab"
    Warning: Node "core|gr|gr~193|dataa"
    Warning: Node "core|gr|gr~161|datab"
    Warning: Node "core|gr|gr~1071|datac"
    Warning: Node "core|gr|gr~448|dataa"
    Warning: Node "core|gr|gr~64|datab"
    Warning: Node "core|gr|gr~32|dataa"
    Warning: Node "core|gr|gr~192|datab"
    Warning: Node "core|gr|gr~320|dataa"
    Warning: Node "core|gr|gr~288|datab"
    Warning: Node "core|gr|gr~1054|datad"
    Warning: Node "core|gr|gr~1051|dataa"
    Warning: Node "core|rs1[3]|datab"
    Warning: Node "core|rs1[3]|combout"
    Warning: Node "core|gr|gr~2321|datab"
    Warning: Node "core|gr|gr~639|dataa"
    Warning: Node "core|gr|gr~639|combout"
    Warning: Node "core|gr|gr~1023|datab"
    Warning: Node "core|gr|gr~1023|combout"
    Warning: Node "core|gr|gr~2314|datad"
    Warning: Node "core|gr|gr~927|datad"
    Warning: Node "core|gr|gr~927|combout"
    Warning: Node "core|gr|gr~2311|datab"
    Warning: Node "core|gr|gr~543|datad"
    Warning: Node "core|gr|gr~543|combout"
    Warning: Node "core|gr|gr~927|datab"
    Warning: Node "core|gr|gr~991|datab"
    Warning: Node "core|gr|gr~991|combout"
    Warning: Node "core|gr|gr~2311|datac"
    Warning: Node "core|gr|gr~607|dataa"
    Warning: Node "core|gr|gr~607|combout"
    Warning: Node "core|gr|gr~991|dataa"
    Warning: Node "core|gr|gr~575|datab"
    Warning: Node "core|gr|gr~575|combout"
    Warning: Node "core|gr|gr~959|datad"
    Warning: Node "core|gr|gr~959|combout"
    Warning: Node "core|gr|gr~2314|datac"
    Warning: Node "core|gr|_net_0~0|datad"
    Warning: Node "core|gr|gr~1081|datac"
    Warning: Node "core|gr|gr~865|datab"
    Warning: Node "core|gr|gr~865|combout"
    Warning: Node "core|gr|gr~737|dataa"
    Warning: Node "core|gr|gr~737|combout"
    Warning: Node "core|gr|gr~1074|datac"
    Warning: Node "core|gr|gr~769|datab"
    Warning: Node "core|gr|gr~769|combout"
    Warning: Node "core|gr|gr~1071|datab"
    Warning: Node "core|gr|gr~641|dataa"
    Warning: Node "core|gr|gr~641|combout"
    Warning: Node "core|gr|gr~769|dataa"
    Warning: Node "core|gr|gr~833|datab"
    Warning: Node "core|gr|gr~833|combout"
    Warning: Node "core|gr|gr~1071|datad"
    Warning: Node "core|gr|gr~705|dataa"
    Warning: Node "core|gr|gr~705|combout"
    Warning: Node "core|gr|gr~833|dataa"
    Warning: Node "core|gr|gr~801|dataa"
    Warning: Node "core|gr|gr~801|combout"
    Warning: Node "core|gr|gr~673|dataa"
    Warning: Node "core|gr|gr~673|combout"
    Warning: Node "core|gr|gr~1074|dataa"
    Warning: Node "core|gr|gr~1064|datac"
    Warning: Node "core|gr|gr~1061|datac"
    Warning: Node "core|gr|gr~864|dataa"
    Warning: Node "core|gr|gr~864|combout"
    Warning: Node "core|gr|gr~1054|datac"
    Warning: Node "core|gr|gr~736|dataa"
    Warning: Node "core|gr|gr~736|combout"
    Warning: Node "core|gr|gr~864|datab"
    Warning: Node "core|gr|gr~768|datab"
    Warning: Node "core|gr|gr~768|combout"
    Warning: Node "core|gr|gr~640|dataa"
    Warning: Node "core|gr|gr~640|combout"
    Warning: Node "core|gr|gr~1051|datac"
    Warning: Node "core|gr|gr~928|datab"
    Warning: Node "core|gr|gr~928|combout"
    Warning: Node "core|gr|gr~1051|datab"
    Warning: Node "core|gr|gr~672|dataa"
    Warning: Node "core|gr|gr~672|combout"
    Warning: Node "core|gr|gr~928|dataa"
    Warning: Node "core|gr|gr~832|datab"
    Warning: Node "core|gr|gr~832|combout"
    Warning: Node "core|gr|gr~704|datab"
    Warning: Node "core|gr|gr~704|combout"
    Warning: Node "core|gr|gr~1054|datab"
    Warning: Node "core|rs1[2]|datab"
    Warning: Node "core|rs1[2]|combout"
    Warning: Node "core|gr|gr~2324|datab"
    Warning: Node "core|gr|gr~2321|datad"
    Warning: Node "core|gr|gr~1023|dataa"
    Warning: Node "core|gr|gr~639|datab"
    Warning: Node "core|gr|gr~543|dataa"
    Warning: Node "core|gr|gr~607|datab"
    Warning: Node "core|gr|gr~959|datab"
    Warning: Node "core|gr|gr~575|dataa"
    Warning: Node "core|gr|_net_0~0|datab"
    Warning: Node "core|gr|gr~1084|datac"
    Warning: Node "core|gr|gr~1081|datab"
    Warning: Node "core|gr|gr~737|datab"
    Warning: Node "core|gr|gr~865|dataa"
    Warning: Node "core|gr|gr~641|datab"
    Warning: Node "core|gr|gr~705|datab"
    Warning: Node "core|gr|gr~673|datab"
    Warning: Node "core|gr|gr~801|datad"
    Warning: Node "core|gr|gr~1061|datab"
    Warning: Node "core|gr|gr~736|datab"
    Warning: Node "core|gr|gr~640|datab"
    Warning: Node "core|gr|gr~768|dataa"
    Warning: Node "core|gr|gr~672|datab"
    Warning: Node "core|gr|gr~704|dataa"
    Warning: Node "core|gr|gr~832|dataa"
    Warning: Node "core|rs1[4]|datab"
    Warning: Node "core|rs1[4]|combout"
    Warning: Node "core|gr|_net_0~0|datac"
    Warning: Node "core|gr|gr~2325|datac"
    Warning: Node "core|gr|s1_rd[1]~4|datad"
    Warning: Node "core|gr|s1_rd[0]~3|datad"
    Warning: Node "core|gr|_net_0~1|dataa"
    Warning: Node "core|gr|gr~95|dataa"
    Warning: Node "core|gr|gr~63|dataa"
    Warning: Node "core|gr|gr~351|datab"
    Warning: Node "core|gr|gr~319|dataa"
    Warning: Node "core|gr|gr~223|datab"
    Warning: Node "core|gr|gr~2294|datab"
    Warning: Node "core|gr|gr~2291|datab"
    Warning: Node "core|gr|s2_rd[0]~1|datab"
Critical Warning: Design contains combinational loop of 409 nodes. Estimating the delays through the loop.
Warning: Port "rst_n" relative to the rising edge of clock "m_clock" does not specify a max-fall input delay
Warning: Port "rst_n" relative to the rising edge of clock "m_clock" does not specify a min-fall input delay
Warning: Port "led[0]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[0]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[1]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[1]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[2]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[2]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[3]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[3]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[4]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[4]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[5]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[5]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[6]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[6]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Warning: Port "led[7]" relative to the rising edge of clock "m_clock" does not specify a max-fall output delay
Warning: Port "led[7]" relative to the rising edge of clock "m_clock" does not specify a min-fall output delay
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -9.920
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.920    -10419.947 m_clock 
Info: Worst-case hold slack is 0.763
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.763         0.000 m_clock 
Info: Worst-case recovery slack is -3.740
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.740       -35.291 m_clock 
Info: Worst-case removal slack is 6.105
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.105         0.000 m_clock 
Info: Worst-case minimum pulse width slack is 8.438
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.438         0.000 m_clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 434 warnings
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Sat Apr  7 14:31:06 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


