Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d880f85bff1b47e0abd05a99ad202eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab0_t_behav xil_defaultlib.lab0_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fist_check
Compiling module xil_defaultlib.slow_fist
Compiling module xil_defaultlib.judge
Compiling module xil_defaultlib.lab0
Compiling module xil_defaultlib.lab0_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab0_t_behav
