$date
	Fri Aug 29 19:53:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module twobitmultiplier_tb $end
$var wire 4 ! s [3:0] $end
$var reg 2 " m [1:0] $end
$var reg 2 # p [1:0] $end
$scope module ins_twobitmultiplier $end
$var wire 2 $ m [1:0] $end
$var wire 2 % p [1:0] $end
$var wire 4 & s [3:0] $end
$var wire 2 ' c [2:1] $end
$scope module stage0 $end
$var wire 1 ( carry $end
$var wire 1 ) sum $end
$var wire 1 * x $end
$var wire 1 + y $end
$upscope $end
$scope module stage1 $end
$var wire 1 , carry $end
$var wire 1 - sum $end
$var wire 1 . x $end
$var wire 1 / y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
1.
1-
0,
1+
0*
1)
0(
b0 '
b110 &
b10 %
b11 $
b10 #
b11 "
b110 !
$end
#20
0-
1,
1/
0)
b11 '
1(
b1001 !
b1001 &
1*
b11 #
b11 %
#40
