[["Microarchitecture and Design Challenges for Gigascale Integration.", ["Shekhar Y. Borkar"], "https://doi.org/10.1109/MICRO.2004.24", 0], ["Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication.", ["Peter G. Sassone", "D. Scott Wills"], "https://doi.org/10.1109/MICRO.2004.16", 11], ["Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth.", ["Anne Bracy", "Prashant Prahlad", "Amir Roth"], "https://doi.org/10.1109/MICRO.2004.15", 12], ["Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization.", ["Nathan Clark", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2004.5", 11], ["MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms.", ["Daniel Gracia Perez", "Gilles Mouchard", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2004.25", 12], ["Automatic Synthesis of High-Speed Processor Simulators.", ["Martin Burtscher", "Ilya Ganusov"], "https://doi.org/10.1109/MICRO.2004.7", 12], ["Thermal Modeling, Characterization and Management of On-Chip Networks.", ["Li Shang", "Li-Shiuan Peh", "Amit Kumar", "Niraj K. Jha"], "https://doi.org/10.1109/MICRO.2004.35", 12], ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation.", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", 12], ["The Fuzzy Correlation between Code and Performance Predictability.", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", 12], ["Whole Execution Traces.", ["Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2004.37", 12], ["Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery.", ["David N. Armstrong", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2004.38", 10], ["Control Flow Optimization Via Dynamic Reconvergence Prediction.", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang"], "https://doi.org/10.1109/MICRO.2004.13", 12], ["Single-Chip Multiprocessors: The Next Wave of Computer Architecture Innovation.", ["Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2004.32", 0], ["A Case for Clumsy Packet Processors.", ["Arindam Mallik", "Gokhan Memik"], "https://doi.org/10.1109/MICRO.2004.1", 10], ["Dynamically Trading Frequency for Complexity in a GALS Microprocessor.", ["Steven G. Dropsho", "Greg Semeraro", "David H. Albonesi", "Grigorios Magklis", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2004.18", 12], ["Dynamically Controlled Resource Allocation in SMT Processors.", ["Francisco J. Cazorla", "Alex Ramirez", "Mateo Valero", "Enrique Fernandez"], "https://doi.org/10.1109/MICRO.2004.17", 12], ["Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy.", ["Eric Tune", "Rakesh Kumar", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/MICRO.2004.8", 12], ["Conjoined-Core Chip Multiprocessing.", ["Rakesh Kumar", "Norman P. Jouppi", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2004.12", 12], ["Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow.", ["Nathan Tuck", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/MICRO.2004.20", 12], ["Minos: Control Data Attack Prevention Orthogonal to Memory Model.", ["Jedidiah R. Crandall", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2004.26", 12], ["A Hardware-Software Platform for Intrusion Prevention.", ["Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1109/MICRO.2004.2", 10], ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security.", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", 12], ["Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures.", ["Jared C. Smolens", "Jangwoo Kim", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2004.19", 12], ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants.", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", 12], ["Optimal Superblock Scheduling Using Enumeration.", ["Ghassan Shobaki", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.2004.27", 11], ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems.", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", 10], ["Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure.", ["Oguz Ergin", "Deniz Balkan", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/MICRO.2004.29", 12], ["Managing Wire Delay in Large Chip-Multiprocessor Caches.", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2004.21", 12], ["Cache Refill/Access Decoupling for Vector Machines.", ["Christopher Batten", "Ronny Krashinsky", "Steve Gerding", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2004.9", 12], ["Adaptive History-Based Memory Schedulers.", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2004.4", 12], ["Memory Controller Optimizations for Web Servers.", ["Scott Rixner"], "https://doi.org/10.1109/MICRO.2004.22", 12]]