Nb_FPGA,Module,REG%,REG,LUT%,LUT,RAMLUT%,RAMLUT,LUT6%,LUT6,MUXCY%,MUXCY,BRAM%,BRAM,URAM%,URAM,DSP%,DSP,IOs,Path
1,design,100%,1852,100%,1168,100%,72,100%,172,100%,205,100%,2, 0%,0, 0%,0,548970,design
1,f00_fx_macro,47%,865,69%,804, 0%,0,70%,119,94%,191,100%,2, 0%,0, 0%,0,253,design.zkprctrl
1,fx_macro_xclk2_DEVICE_7_0,47%,865,69%,804, 0%,0,70%,119,94%,191,100%,2, 0%,0, 0%,0,465,design.zkprctrl.wrapper
1,U0_M0_F0,53%,977,24%,273,100%,72,17%,29, 1%,2, 0%,0, 0%,0, 0%,0,152,design.U0_M0_F0
1,U0_M0_F0_core,51%,936,24%,273,100%,72,17%,29, 1%,2, 0%,0, 0%,0, 0%,0,178,design.U0_M0_F0.U0_M0_F0_core
1,fx_macro_xclk2_DEVICE_7_lib_...(1)*,27%,495,36%,420, 0%,0,29%,49,44%,89,50%,1, 0%,0, 0%,0,107,design.zkprctrl.wrapper.fib_bridge_rx
1,fib_bridge_rx_SIZE_7_MUX_6_M...(2)*,27%,495,36%,420, 0%,0,29%,49,44%,89,50%,1, 0%,0, 0%,0,107,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0
1,stb,43%,796,18%,205,100%,72, 5%,7, 1%,2, 0%,0, 0%,0, 0%,0,185,design.U0_M0_F0.U0_M0_F0_core.u_stb
1,srb_bridge_1a29418e,18%,331,21%,235, 0%,0,32%,54,44%,90,50%,1, 0%,0, 0%,0,315,design.zkprctrl.wrapper.srb_bridge
1,fib_bridge_rx_SIZE_7_MUX_6_M...(3)*,13%,224,11%,122, 0%,0, 5%,8,38%,77,50%,1, 0%,0, 0%,0,112,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0
1,srb_bridge_fib2srb_fifo_2565...(4)*,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,79,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0
1,fifo1023x36_fwft_core_fifo_g...(5)*,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,119,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0.BU2
1,fifo1023x36_fwft_core_fifo_g...(6)*,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,119,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0.BU2
1,fifo1023x36_fwft_core_c55eb15,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0
1,fifo1023x36_fwft_core_c55eb15,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0
1,fifo1023x36_fwft_87a5636,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0.fifo1023x36_fwft_0
1,fifo1023x36_fwft_87a5636,11%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0.fifo1023x36_fwft_0
1,ram, 3%,43, 7%,75,50%,36, 0%,0, 1%,1, 0%,0, 0%,0, 0%,0,53,design.U0_M0_F0.U0_M0_F0_core.u_stb.u_ram
1,ram_ZMEM_mem, 2%,36, 7%,75,50%,36, 0%,0, 1%,1, 0%,0, 0%,0, 0%,0,45,design.U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem
1,rom, 3%,44, 6%,64,50%,36, 0%,0, 1%,1, 0%,0, 0%,0, 0%,0,51,design.U0_M0_F0.U0_M0_F0_core.u_stb.u_rom
1,rom_ZMEM_mem, 2%,36, 6%,64,50%,36, 0%,0, 1%,1, 0%,0, 0%,0, 0%,0,43,design.U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem
1,ram_ZMEM_mem_base, 1%,9, 4%,45,50%,36, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,31,design.U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.memory_base
1,ram_ZMEM_mem_base, 1%,9, 4%,45,50%,36, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,31,design.U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.memory_base
1,socket_lvds_sys_slave_SIZE_7...(7)*, 5%,77,13%,149, 0%,0,16%,27, 6%,12, 0%,0, 0%,0, 0%,0,116,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0
1,fib_bridge_rx_SIZE_7_MUX_6_M...(8)*, 5%,77,13%,149, 0%,0,16%,27, 6%,12, 0%,0, 0%,0, 0%,0,116,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0
1,srb_bridge_fib_slave_554d5e5, 1%,4, 6%,67, 0%,0,18%,30,15%,29, 0%,0, 0%,0, 0%,0,201,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib_slave_0
1,dut, 8%,135, 6%,68, 0%,0,13%,22, 0%,0, 0%,0, 0%,0, 0%,0,91,design.U0_M0_F0.U0_M0_F0_core.u_dut
1,srb_bridge_srb_908094, 6%,99, 5%,49, 0%,0,10%,16, 7%,13, 0%,0, 0%,0, 0%,0,199,design.zkprctrl.wrapper.srb_bridge.srb_bridge_srb_0
1,fifo_0000, 7%,126, 6%,62, 0%,0,13%,21, 0%,0, 0%,0, 0%,0, 0%,0,76,design.U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo
1,socket_lvds_sys_slave_SIZE_7...(9)*, 1%,18, 8%,87, 0%,0, 2%,2, 6%,12, 0%,0, 0%,0, 0%,0,63,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_out_0
1,socket_lvds_gp_out_SIZE_7_MU...(10)*, 1%,18, 8%,87, 0%,0, 2%,2, 6%,12, 0%,0, 0%,0, 0%,0,63,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_out_0.u_xst_wrapper_0
1,sysclk_mxfx_xclk2_xclk_width...(11)*, 2%,36, 4%,39, 0%,0, 7%,11, 3%,6, 0%,0, 0%,0, 0%,0,135,design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0
1,sysclk_mxfx_xclk2_10b7bb1f, 2%,36, 4%,39, 0%,0, 7%,11, 3%,6, 0%,0, 0%,0, 0%,0,135,design.zkprctrl.wrapper.sysclk_mxfx
1,socket_lvds_sys_slave_SIZE_4...(12)*, 3%,38, 4%,39, 0%,0, 8%,13, 0%,0, 0%,0, 0%,0, 0%,0,3,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_sys_slave_reset_0
1,f00_ddr3_ctrl_empty_32x64_1, 0%,0, 3%,29, 0%,0, 7%,12, 3%,6, 0%,0, 0%,0, 0%,0,86,design.ddr3_ctrl_empty_32x64_1
1,f00_ddr3_ctrl_empty_32x64_0, 0%,0, 3%,29, 0%,0, 7%,12, 3%,6, 0%,0, 0%,0, 0%,0,86,design.ddr3_ctrl_empty_32x64_0
