$date
	Sun Oct 23 06:20:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#701244
b11000 !
1"
#701246
b11000 &
b11000 %
1$
#701247
0"
#701250
b1100 &
b1100 %
#701254
b110 &
b110 %
#701258
b11 &
b11 %
#701262
b1010 &
b1010 %
#701266
b101 &
b101 %
#701270
b10000 &
b10000 %
#701274
b1000 &
b1000 %
#701278
b100 &
b100 %
#701282
b10 &
b10 %
#701286
b1 &
1#
b1 %
#701290
b0 &
b0 %
0#
0$
#1677071
b110 !
1"
#1677074
b110 &
b110 %
1$
#1677075
0"
#1677078
b11 &
b11 %
#1677082
b1010 &
b1010 %
#1677086
b101 &
b101 %
#1677090
b10000 &
b10000 %
#1677094
b1000 &
b1000 %
#1677098
b100 &
b100 %
#1677102
b10 &
b10 %
#1677106
b1 &
b1 %
1#
#1677110
b0 &
0#
b0 %
0$
#2710127
b1010 !
1"
#2710130
b1010 &
b1010 %
1$
#2710131
0"
#2710134
b101 &
b101 %
#2710138
b10000 &
b10000 %
#2710142
b1000 &
b1000 %
#2710146
b100 &
b100 %
#2710150
b10 &
b10 %
#2710154
b1 &
b1 %
1#
#2710158
b0 &
0#
b0 %
0$
#4500012
