#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Feb 11 16:57:48 2025
# Process ID: 15608
# Current directory: C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.runs/synth_1
# Command line: vivado.exe -log cla.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cla.tcl
# Log file: C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.runs/synth_1/cla.vds
# Journal file: C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.runs/synth_1\vivado.jou
# Running On        :DESKTOP-S2GG9RF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency     :2496 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :8260 MB
# Swap memory       :16106 MB
# Total Virtual     :24366 MB
# Available Virtual :10357 MB
#-----------------------------------------------------------
source cla.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 514.656 ; gain = 202.332
Command: synth_design -top cla -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5616
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 973.844 ; gain = 449.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cla' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:23]
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/fa.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/fa.v:23]
WARNING: [Synth 8-7071] port 'cout' of module 'fa' is unconnected for instance 'bit0sum' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:34]
WARNING: [Synth 8-7023] instance 'bit0sum' of module 'fa' has 5 connections declared, but only 4 given [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:34]
WARNING: [Synth 8-7071] port 'cout' of module 'fa' is unconnected for instance 'bit1sum' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:40]
WARNING: [Synth 8-7023] instance 'bit1sum' of module 'fa' has 5 connections declared, but only 4 given [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:40]
WARNING: [Synth 8-7071] port 'cout' of module 'fa' is unconnected for instance 'bit2sum' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:46]
WARNING: [Synth 8-7023] instance 'bit2sum' of module 'fa' has 5 connections declared, but only 4 given [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:46]
WARNING: [Synth 8-7071] port 'cout' of module 'fa' is unconnected for instance 'bit3sum' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:52]
WARNING: [Synth 8-7023] instance 'bit3sum' of module 'fa' has 5 connections declared, but only 4 given [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:52]
INFO: [Synth 8-6157] synthesizing module 'carry' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry' (0#1) [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
INFO: [Synth 8-6157] synthesizing module 'carry__parameterized0' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry__parameterized0' (0#1) [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
INFO: [Synth 8-6157] synthesizing module 'carry__parameterized1' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry__parameterized1' (0#1) [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
INFO: [Synth 8-6157] synthesizing module 'carry__parameterized2' [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
	Parameter data_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry__parameterized2' (0#1) [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/carry.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cla' (0#1) [C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.srcs/sources_1/new/cla.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1083.988 ; gain = 559.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.988 ; gain = 559.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.988 ; gain = 559.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.988 ; gain = 559.840
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.918 ; gain = 778.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1306.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bb03d7e
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1409.754 ; gain = 895.098
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1409.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/cla/cla.runs/synth_1/cla.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cla_utilization_synth.rpt -pb cla_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 16:58:35 2025...
