
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000307                       # Number of seconds simulated
sim_ticks                                   307036500                       # Number of ticks simulated
final_tick                                  307036500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207866                       # Simulator instruction rate (inst/s)
host_op_rate                                   224571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              173306104                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682684                       # Number of bytes of host memory used
host_seconds                                     1.77                       # Real time elapsed on the host
sim_insts                                      368260                       # Number of instructions simulated
sim_ops                                        397858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           62720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              83136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        62720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1299                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          204275387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           55654621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      10839102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             270769111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     204275387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        204275387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         204275387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          55654621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     10839102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            270769111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1300                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  83200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   83200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     307027500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.540541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.715603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.031021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           82     31.66%     31.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           65     25.10%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33     12.74%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      9.27%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.70%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.47%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      3.09%     88.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.93%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26     10.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          259                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     19927500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                44302500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15328.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34078.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       270.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    270.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     236175.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3891300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7387200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               366240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        27132570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7147680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         51928980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              107701725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            350.777104                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            289851000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       595000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3652000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    211769000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     18613750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12897750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     59509000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1071000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   554070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5383560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              9955050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               312000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        28677270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3810720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         51331740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              109085730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            355.284713                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            284413500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       433000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3386000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    211581000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      9922507                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      18804000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     62909993                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   46819                       # Number of BP lookups
system.cpu.branchPred.condPredicted             30299                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3012                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38565                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   19724                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.144820                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    6034                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 61                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              304                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert            0                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       307036500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           614074                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              24192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         440793                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       46819                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              25819                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        498008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6264                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles         1155                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    132544                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             527799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.900203                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.190304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   296116     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    94987     18.00%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    29949      5.67%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   106747     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               527799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.076243                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.717817                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    65447                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                295537                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    100478                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 63709                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2628                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                18096                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   522                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 437395                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  8999                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2628                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    99885                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  205506                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20871                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    114781                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 84128                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 429152                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  3521                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2209                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                    623                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2608                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            46763                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              491295                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1060228                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           334632                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups           187193                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps                456815                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    34480                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1515                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            166                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    154584                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               104740                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               57827                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             27233                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              874                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     425340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    416895                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1026                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           27648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        23225                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        527799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.789875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.994283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              276421     52.37%     52.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              132037     25.02%     77.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               78558     14.88%     92.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35394      6.71%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5385      1.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          527799                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16599     29.24%     29.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    198      0.35%     29.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   216      0.38%     29.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 1195      2.10%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                  585      1.03%     33.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.01%     33.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     16      0.03%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23033     40.57%     73.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14926     26.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                25      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                160834     38.58%     38.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  438      0.11%     38.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    36      0.01%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18812      4.51%     43.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                6843      1.64%     44.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               16446      3.94%     48.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              20216      4.85%     53.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           13201      3.17%     56.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1601      0.38%     57.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              17617      4.23%     61.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                400      0.10%     61.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   61      0.01%     61.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   89      0.02%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   96      0.02%     61.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  67      0.02%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               103311     24.78%     86.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               56802     13.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 416895                       # Type of FU issued
system.cpu.iq.rate                           0.678900                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       56772                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.136178                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1023498                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            259618                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       222272                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 267613                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29880                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7580                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2085                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          156                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2628                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1980                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   129                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              425529                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                104740                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                57827                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                166                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   129                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            105                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1416                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1215                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2631                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                412414                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                101377                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4481                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            22                       # number of nop insts executed
system.cpu.iew.exec_refs                       157800                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    37442                       # Number of branches executed
system.cpu.iew.exec_stores                      56423                       # Number of stores executed
system.cpu.iew.exec_rate                     0.671603                       # Inst execution rate
system.cpu.iew.wb_sent                         410980                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        410673                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    238692                       # num instructions producing a value
system.cpu.iew.wb_consumers                    325281                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.668768                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.733802                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           23716                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             121                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2508                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       523194                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.760441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.580671                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       348755     66.66%     66.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        92494     17.68%     84.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39473      7.54%     91.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7630      1.46%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12458      2.38%     95.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         5774      1.10%     96.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2396      0.46%     97.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3262      0.62%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10952      2.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       523194                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               368260                       # Number of instructions committed
system.cpu.commit.committedOps                 397858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         152902                       # Number of memory references committed
system.cpu.commit.loads                         97160                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.branches                      35361                       # Number of branches committed
system.cpu.commit.vec_insts                    187505                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    283622                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5107                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           21      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           150119     37.73%     37.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             432      0.11%     37.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               34      0.01%     37.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          18800      4.73%     42.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           6608      1.66%     44.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          16204      4.07%     48.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         20200      5.08%     53.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        13200      3.32%     56.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1600      0.40%     57.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         17040      4.28%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           400      0.10%     61.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              60      0.02%     61.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              87      0.02%     61.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              84      0.02%     61.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             67      0.02%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           97160     24.42%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55742     14.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            397858                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10952                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       933556                       # The number of ROB reads
system.cpu.rob.rob_writes                      847756                       # The number of ROB writes
system.cpu.timesIdled                             729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           86275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      368260                       # Number of Instructions Simulated
system.cpu.committedOps                        397858                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.667501                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.667501                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.599700                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.599700                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   317456                       # number of integer regfile reads
system.cpu.int_regfile_writes                  174508                       # number of integer regfile writes
system.cpu.vec_regfile_reads                   185353                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  149285                       # number of vector regfile writes
system.cpu.cc_regfile_reads                     59973                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    67180                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  804595                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  80015                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           266.227107                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              126204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            412.431373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   266.227107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.259987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.259987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.298828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            254398                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           254398                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        70920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70920                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        55073                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55073                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          112                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          112                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           99                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        125993                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125993                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       125993                       # number of overall hits
system.cpu.dcache.overall_hits::total          125993                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           267                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          571                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          838                       # number of overall misses
system.cpu.dcache.overall_misses::total           838                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19745000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19745000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     31543465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31543465                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     51288465                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51288465                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     51288465                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51288465                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        71187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       126831                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       126831                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       126831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       126831                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003751                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010262                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.034483                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.034483                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006607                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73951.310861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73951.310861                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55242.495622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55242.495622                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        86125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61203.418854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61203.418854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61203.418854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61203.418854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2754                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.046512                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           92                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          534                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          304                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          304                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          304                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          304                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9212967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9212967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22969967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22969967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22969967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22969967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.017241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002397                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78611.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78611.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71418.348837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71418.348837                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75559.101974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75559.101974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75559.101974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75559.101974                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               664                       # number of replacements
system.cpu.icache.tags.tagsinuse           447.719312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              131147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            112.572532                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   447.719312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.874452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            266231                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           266231                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       131147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          131147                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        131147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           131147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       131147                       # number of overall hits
system.cpu.icache.overall_hits::total          131147                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1386                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1386                       # number of overall misses
system.cpu.icache.overall_misses::total          1386                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     88313970                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88313970                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     88313970                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88313970                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     88313970                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88313970                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       132533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       132533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       132533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       132533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       132533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       132533                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010458                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010458                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63718.593074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63718.593074                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63718.593074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63718.593074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63718.593074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63718.593074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        33579                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               354                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    94.855932                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          664                       # number of writebacks
system.cpu.icache.writebacks::total               664                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          220                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          220                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          220                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1166                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1166                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76529978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76529978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76529978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76529978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76529978                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76529978                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008798                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008798                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008798                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008798                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65634.629503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65634.629503                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65634.629503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65634.629503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65634.629503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65634.629503                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              251                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 269                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    19                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   295.933447                       # Cycle average of tags in use
system.l2.tags.total_refs                          87                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.180124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      280.473847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    15.459600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.008559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009031                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000397                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.014343                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17714                       # Number of tag accesses
system.l2.tags.data_accesses                    17714                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          654                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              654                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    28                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                185                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   185                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    34                       # number of demand (read+write) hits
system.l2.demand_hits::total                      219                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  185                       # number of overall hits
system.l2.overall_hits::cpu.data                   34                       # number of overall hits
system.l2.overall_hits::total                     219                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 101                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              981                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             171                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 981                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 272                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1253                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                981                       # number of overall misses
system.l2.overall_misses::cpu.data                272                       # number of overall misses
system.l2.overall_misses::total                  1253                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      8808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8808000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74102500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74102500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     13618500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13618500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74102500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      22426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         96529000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74102500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     22426500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        96529000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          654                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          654                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               306                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1472                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              306                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1472                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.782946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.782946                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.841338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841338                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.966102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.966102                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.841338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.888889                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851223                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.841338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.888889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851223                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87207.920792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87207.920792                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75537.716616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75537.716616                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 79640.350877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79640.350877                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75537.716616                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82450.367647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77038.308061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75537.716616                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82450.367647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77038.308061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           73                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             73                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            100                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          981                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          167                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1321                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      3473828                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      3473828                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     68222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     12360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     68222500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     88775500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     68222500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      3473828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     92249328                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.775194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.841338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.841338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.943503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.943503                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.841338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.872549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.847826                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.841338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.872549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897418                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47586.684932                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47586.684932                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        81930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69543.832824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69543.832824                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74011.976048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74011.976048                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69543.832824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76977.528090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71134.214744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69543.832824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76977.528090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47586.684932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69832.950795                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1199                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1200                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        83136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1300                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1604360                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6860250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2136                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    307036500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          664                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             129                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1166                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       117056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 136640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             101                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029243                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.168542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1527     97.08%     97.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     46      2.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1732000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1747500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            459499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
