DIGEST a3feb9c66ac68c11ab6bdd05b0d7a6ac
Fcompcert.flocq.Core.FLX
R743:746 compcert.flocq.Core.Raux <> <> lib
R748:751 compcert.flocq.Core.Defs <> <> lib
R753:762 compcert.flocq.Core.Round_pred <> <> lib
R764:774 compcert.flocq.Core.Generic_fmt <> <> lib
R776:785 compcert.flocq.Core.Float_prop <> <> lib
R803:805 compcert.flocq.Core.FIX <> <> lib
R807:809 compcert.flocq.Core.Ulp <> <> lib
R811:818 compcert.flocq.Core.Round_NE <> <> lib
R836:840 Coq.micromega.Psatz <> <> lib
sec 852:858 <> RND_FLX
var 871:874 RND_FLX beta
R878:882 compcert.flocq.Core.Zaux <> radix rec
syndef 895:898 <> bpow
R906:909 compcert.flocq.Core.Raux <> bpow def
R911:914 compcert.flocq.Core.FLX <> RND_FLX.beta var
var 930:933 RND_FLX prec
R937:937 Coq.Numbers.BinNums <> Z ind
ind 947:955 <> Prec_gt_0
constr 962:970 <> prec_gt_0
rec 947:955 <> Prec_gt_0
proj 962:970 <> prec_gt_0
R976:978 Coq.ZArith.BinInt <> ::Z_scope:x_'<'_x not
R979:982 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1012:1020 compcert.flocq.Core.FLX <> Prec_gt_0 class
ind 1036:1045 <> FLX_format
constr 1067:1074 <> FLX_spec
R1052:1052 Coq.Reals.Rdefinitions <> R defax
R1081:1085 compcert.flocq.Core.Defs <> float rec
R1087:1090 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1108:1111 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1149:1152 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1153:1162 compcert.flocq.Core.FLX <> FLX_format ind
R1164:1164 compcert.flocq.Core.FLX <> x var
R1127:1129 Coq.ZArith.BinInt <> ::Z_scope:x_'<'_x not
R1113:1117 Coq.ZArith.BinInt Z abs def
R1120:1123 compcert.flocq.Core.Defs <> Fnum proj
R1125:1125 compcert.flocq.Core.FLX <> f var
R1130:1135 Coq.ZArith.Zpow_def <> Zpower syndef
R1142:1145 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1137:1140 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1100:1102 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1099:1099 compcert.flocq.Core.FLX <> x var
R1103:1105 compcert.flocq.Core.Defs <> F2R def
R1107:1107 compcert.flocq.Core.FLX <> f var
def 1179:1185 <> FLX_exp
R1192:1192 Coq.Numbers.BinNums <> Z ind
R1200:1202 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R1199:1199 compcert.flocq.Core.FLX <> e var
R1203:1206 compcert.flocq.Core.FLX <> RND_FLX.prec var
inst 1266:1278 <> FLX_exp_valid
R1282:1290 compcert.flocq.Core.Generic_fmt <> Valid_exp class
R1292:1298 compcert.flocq.Core.FLX <> FLX_exp def
R1325:1331 compcert.flocq.Core.FLX <> FLX_exp def
R1345:1353 compcert.flocq.Core.FLX <> prec_gt_0 def
R1345:1353 compcert.flocq.Core.FLX <> prec_gt_0 def
prf 1401:1414 <> FIX_format_FLX
R1470:1475 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1488:1493 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1494:1503 compcert.flocq.Core.FIX <> FIX_format ind
R1521:1521 compcert.flocq.Core.FLX <> x var
R1512:1514 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R1511:1511 compcert.flocq.Core.FLX <> e var
R1515:1518 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1505:1508 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1476:1485 compcert.flocq.Core.FLX <> FLX_format ind
R1487:1487 compcert.flocq.Core.FLX <> x var
R1447:1450 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x_'<='_x not
R1457:1460 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x_'<='_x not
R1435:1438 compcert.flocq.Core.FLX <> bpow syndef
R1442:1444 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R1441:1441 compcert.flocq.Core.FLX <> e var
R1451:1454 Coq.Reals.Rbasic_fun <> Rabs def
R1456:1456 compcert.flocq.Core.FLX <> x var
R1451:1454 Coq.Reals.Rbasic_fun <> Rabs def
R1456:1456 compcert.flocq.Core.FLX <> x var
R1461:1464 compcert.flocq.Core.FLX <> bpow syndef
R1466:1466 compcert.flocq.Core.FLX <> e var
R1593:1610 compcert.flocq.Core.Float_prop <> F2R_prec_normalize thm
R1625:1628 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1612:1615 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1593:1610 compcert.flocq.Core.Float_prop <> F2R_prec_normalize thm
R1625:1628 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1612:1615 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1593:1610 compcert.flocq.Core.Float_prop <> F2R_prec_normalize thm
R1625:1628 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1612:1615 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1593:1610 compcert.flocq.Core.Float_prop <> F2R_prec_normalize thm
R1625:1628 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1612:1615 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1593:1610 compcert.flocq.Core.Float_prop <> F2R_prec_normalize thm
R1625:1628 compcert.flocq.Core.FLX <> RND_FLX.prec var
R1612:1615 compcert.flocq.Core.FLX <> RND_FLX.beta var
prf 1688:1705 <> FLX_format_generic
R1750:1753 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1754:1763 compcert.flocq.Core.FLX <> FLX_format ind
R1765:1765 compcert.flocq.Core.FLX <> x var
R1721:1734 compcert.flocq.Core.Generic_fmt <> generic_format def
R1749:1749 compcert.flocq.Core.FLX <> x var
R1741:1747 compcert.flocq.Core.FLX <> FLX_exp def
R1736:1739 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1835:1840 Coq.Reals.RIneq <> lt_IZR thm
R1835:1840 Coq.Reals.RIneq <> lt_IZR thm
R1851:1857 Coq.Reals.Rbasic_fun <> abs_IZR thm
R1851:1857 Coq.Reals.Rbasic_fun <> abs_IZR thm
R1851:1857 Coq.Reals.Rbasic_fun <> abs_IZR thm
R1871:1893 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R1871:1893 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R1871:1893 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R1921:1939 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R1921:1939 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R1921:1939 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R1969:1972 compcert.flocq.Core.FLX <> bpow syndef
R1975:1978 compcert.flocq.Core.Generic_fmt <> cexp def
R1994:1997 Coq.Reals.Rbasic_fun <> Rabs def
R1985:1991 compcert.flocq.Core.FLX <> FLX_exp def
R1980:1983 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1948:1961 Coq.Reals.RIneq <> Rmult_lt_reg_r thm
R1969:1972 compcert.flocq.Core.FLX <> bpow syndef
R1975:1978 compcert.flocq.Core.Generic_fmt <> cexp def
R1994:1997 Coq.Reals.Rbasic_fun <> Rabs def
R1985:1991 compcert.flocq.Core.FLX <> FLX_exp def
R1980:1983 compcert.flocq.Core.FLX <> RND_FLX.beta var
R1948:1961 Coq.Reals.RIneq <> Rmult_lt_reg_r thm
R2011:2019 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R2011:2019 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R2030:2054 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R2030:2054 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R2030:2054 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R2065:2074 compcert.flocq.Core.Raux <> IZR_Zpower thm
R2080:2088 compcert.flocq.Core.Raux <> bpow_plus thm
R2065:2074 compcert.flocq.Core.Raux <> IZR_Zpower thm
R2065:2074 compcert.flocq.Core.Raux <> IZR_Zpower thm
R2065:2074 compcert.flocq.Core.Raux <> IZR_Zpower thm
R2080:2088 compcert.flocq.Core.Raux <> bpow_plus thm
R2080:2088 compcert.flocq.Core.Raux <> bpow_plus thm
R2104:2114 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R2104:2114 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R2124:2127 compcert.flocq.Core.Generic_fmt <> cexp def
R2130:2136 compcert.flocq.Core.FLX <> FLX_exp def
R2158:2161 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R2186:2186 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R2154:2157 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2179:2181 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R2162:2164 compcert.flocq.Core.Raux <> mag def
R2172:2175 Coq.Reals.Rbasic_fun <> Rabs def
R2166:2169 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2182:2185 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2158:2161 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R2186:2186 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R2154:2157 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2179:2181 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R2162:2164 compcert.flocq.Core.Raux <> mag def
R2172:2175 Coq.Reals.Rbasic_fun <> Rabs def
R2166:2169 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2182:2185 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2200:2206 compcert.flocq.Core.Raux <> mag_abs thm
R2200:2206 compcert.flocq.Core.Raux <> mag_abs thm
R2200:2206 compcert.flocq.Core.Raux <> mag_abs thm
R2219:2225 Coq.Reals.RIneq <> Req_dec thm
R2219:2225 Coq.Reals.RIneq <> Req_dec thm
R2256:2262 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R2256:2262 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R2256:2262 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R2271:2279 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R2271:2279 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R2292:2294 compcert.flocq.Core.Raux <> mag def
R2296:2299 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2292:2294 compcert.flocq.Core.Raux <> mag def
R2296:2299 compcert.flocq.Core.FLX <> RND_FLX.beta var
prf 2345:2362 <> generic_format_FLX
R2390:2393 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2394:2407 compcert.flocq.Core.Generic_fmt <> generic_format def
R2422:2422 compcert.flocq.Core.FLX <> x var
R2414:2420 compcert.flocq.Core.FLX <> FLX_exp def
R2409:2412 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2378:2387 compcert.flocq.Core.FLX <> FLX_format ind
R2389:2389 compcert.flocq.Core.FLX <> x var
R2507:2524 compcert.flocq.Core.Generic_fmt <> generic_format_F2R thm
R2507:2524 compcert.flocq.Core.Generic_fmt <> generic_format_F2R thm
R2546:2549 compcert.flocq.Core.Generic_fmt <> cexp def
R2552:2558 compcert.flocq.Core.FLX <> FLX_exp def
R2569:2575 compcert.flocq.Core.Float_prop <> mag_F2R thm
R2569:2575 compcert.flocq.Core.Float_prop <> mag_F2R thm
R2569:2575 compcert.flocq.Core.Float_prop <> mag_F2R thm
R2625:2627 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R2621:2624 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2600:2613 Coq.ZArith.Zorder <> Zplus_le_reg_r thm
R2625:2627 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R2621:2624 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2600:2613 Coq.ZArith.Zorder <> Zplus_le_reg_r thm
R2660:2672 compcert.flocq.Core.Raux <> mag_le_Zpower thm
R2660:2672 compcert.flocq.Core.Raux <> mag_le_Zpower thm
prf 2689:2712 <> FLX_format_satisfies_any
R2718:2730 compcert.flocq.Core.Round_pred <> satisfies_any ind
R2732:2741 compcert.flocq.Core.FLX <> FLX_format ind
R2759:2774 compcert.flocq.Core.Round_pred <> satisfies_any_eq thm
R2783:2810 compcert.flocq.Core.Generic_fmt <> generic_format_satisfies_any thm
R2817:2823 compcert.flocq.Core.FLX <> FLX_exp def
R2812:2815 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2759:2774 compcert.flocq.Core.Round_pred <> satisfies_any_eq thm
R2783:2810 compcert.flocq.Core.Generic_fmt <> generic_format_satisfies_any thm
R2817:2823 compcert.flocq.Core.FLX <> FLX_exp def
R2812:2815 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2851:2868 compcert.flocq.Core.FLX <> FLX_format_generic thm
R2851:2868 compcert.flocq.Core.FLX <> FLX_format_generic thm
R2877:2894 compcert.flocq.Core.FLX <> generic_format_FLX thm
R2877:2894 compcert.flocq.Core.FLX <> generic_format_FLX thm
prf 2911:2924 <> FLX_format_FIX
R2980:2985 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3014:3019 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3020:3029 compcert.flocq.Core.FLX <> FLX_format ind
R3031:3031 compcert.flocq.Core.FLX <> x var
R2986:2995 compcert.flocq.Core.FIX <> FIX_format ind
R3013:3013 compcert.flocq.Core.FLX <> x var
R3004:3006 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R3003:3003 compcert.flocq.Core.FLX <> e var
R3007:3010 compcert.flocq.Core.FLX <> RND_FLX.prec var
R2997:3000 compcert.flocq.Core.FLX <> RND_FLX.beta var
R2957:2960 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x_'<='_x not
R2967:2970 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x_'<='_x not
R2945:2948 compcert.flocq.Core.FLX <> bpow syndef
R2952:2954 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R2951:2951 compcert.flocq.Core.FLX <> e var
R2961:2964 Coq.Reals.Rbasic_fun <> Rabs def
R2966:2966 compcert.flocq.Core.FLX <> x var
R2961:2964 Coq.Reals.Rbasic_fun <> Rabs def
R2966:2966 compcert.flocq.Core.FLX <> x var
R2971:2974 compcert.flocq.Core.FLX <> bpow syndef
R2976:2976 compcert.flocq.Core.FLX <> e var
R3100:3117 compcert.flocq.Core.FLX <> FLX_format_generic thm
R3100:3117 compcert.flocq.Core.FLX <> FLX_format_generic thm
R3126:3143 compcert.flocq.Core.FIX <> generic_format_FIX thm
R3126:3143 compcert.flocq.Core.FIX <> generic_format_FIX thm
R3169:3185 compcert.flocq.Core.Generic_fmt <> generic_inclusion thm
R3169:3185 compcert.flocq.Core.Generic_fmt <> generic_inclusion thm
R3210:3218 Coq.ZArith.BinInt Z le_refl thm
R3210:3218 Coq.ZArith.BinInt Z le_refl thm
ind 3298:3308 <> FLXN_format
constr 3330:3338 <> FLXN_spec
R3315:3315 Coq.Reals.Rdefinitions <> R defax
R3345:3349 compcert.flocq.Core.Defs <> float rec
R3351:3354 compcert.flocq.Core.FLX <> RND_FLX.beta var
R3372:3379 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3455:3462 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3463:3473 compcert.flocq.Core.FLX <> FLXN_format ind
R3475:3475 compcert.flocq.Core.FLX <> x var
R3389:3392 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3415:3418 Coq.ZArith.BinInt <> ::Z_scope:x_'<='_x_'<'_x not
R3433:3435 Coq.ZArith.BinInt <> ::Z_scope:x_'<='_x_'<'_x not
R3393:3398 Coq.ZArith.Zpow_def <> Zpower syndef
R3410:3412 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R3406:3409 compcert.flocq.Core.FLX <> RND_FLX.prec var
R3400:3403 compcert.flocq.Core.FLX <> RND_FLX.beta var
R3419:3423 Coq.ZArith.BinInt Z abs def
R3426:3429 compcert.flocq.Core.Defs <> Fnum proj
R3431:3431 compcert.flocq.Core.FLX <> f var
R3419:3423 Coq.ZArith.BinInt Z abs def
R3426:3429 compcert.flocq.Core.Defs <> Fnum proj
R3431:3431 compcert.flocq.Core.FLX <> f var
R3436:3441 Coq.ZArith.Zpow_def <> Zpower syndef
R3448:3451 compcert.flocq.Core.FLX <> RND_FLX.prec var
R3443:3446 compcert.flocq.Core.FLX <> RND_FLX.beta var
R3382:3385 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3381:3381 compcert.flocq.Core.FLX <> x var
R3364:3366 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3363:3363 compcert.flocq.Core.FLX <> x var
R3367:3369 compcert.flocq.Core.Defs <> F2R def
R3371:3371 compcert.flocq.Core.FLX <> f var
prf 3487:3505 <> generic_format_FLXN
R3534:3537 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3538:3551 compcert.flocq.Core.Generic_fmt <> generic_format def
R3566:3566 compcert.flocq.Core.FLX <> x var
R3558:3564 compcert.flocq.Core.FLX <> FLX_exp def
R3553:3556 compcert.flocq.Core.FLX <> RND_FLX.beta var
R3521:3531 compcert.flocq.Core.FLX <> FLXN_format ind
R3533:3533 compcert.flocq.Core.FLX <> x var
R3612:3618 Coq.Reals.RIneq <> Req_dec thm
R3612:3618 Coq.Reals.RIneq <> Req_dec thm
R3655:3670 compcert.flocq.Core.Generic_fmt <> generic_format_0 thm
R3655:3670 compcert.flocq.Core.Generic_fmt <> generic_format_0 thm
R3699:3716 compcert.flocq.Core.FLX <> generic_format_FLX thm
R3699:3716 compcert.flocq.Core.FLX <> generic_format_FLX thm
prf 3779:3797 <> FLXN_format_generic
R3842:3845 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3846:3856 compcert.flocq.Core.FLX <> FLXN_format ind
R3858:3858 compcert.flocq.Core.FLX <> x var
R3813:3826 compcert.flocq.Core.Generic_fmt <> generic_format def
R3841:3841 compcert.flocq.Core.FLX <> x var
R3833:3839 compcert.flocq.Core.FLX <> FLX_exp def
R3828:3831 compcert.flocq.Core.FLX <> RND_FLX.beta var
R3967:3972 Coq.Reals.RIneq <> le_IZR thm
R3967:3972 Coq.Reals.RIneq <> le_IZR thm
R3983:3992 compcert.flocq.Core.Raux <> IZR_Zpower thm
R3983:3992 compcert.flocq.Core.Raux <> IZR_Zpower thm
R3983:3992 compcert.flocq.Core.Raux <> IZR_Zpower thm
R3983:3992 compcert.flocq.Core.Raux <> IZR_Zpower thm
R4008:4022 Coq.ZArith.Zorder <> Zlt_0_le_0_pred thm
R4008:4022 Coq.ZArith.Zorder <> Zlt_0_le_0_pred thm
R4033:4039 Coq.Reals.Rbasic_fun <> abs_IZR thm
R4045:4067 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R4033:4039 Coq.Reals.Rbasic_fun <> abs_IZR thm
R4033:4039 Coq.Reals.Rbasic_fun <> abs_IZR thm
R4045:4067 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R4045:4067 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R4112:4115 compcert.flocq.Core.FLX <> bpow syndef
R4118:4121 compcert.flocq.Core.Generic_fmt <> cexp def
R4128:4134 compcert.flocq.Core.FLX <> FLX_exp def
R4123:4126 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4091:4104 Coq.Reals.RIneq <> Rmult_le_reg_r thm
R4112:4115 compcert.flocq.Core.FLX <> bpow syndef
R4118:4121 compcert.flocq.Core.Generic_fmt <> cexp def
R4128:4134 compcert.flocq.Core.FLX <> FLX_exp def
R4123:4126 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4091:4104 Coq.Reals.RIneq <> Rmult_le_reg_r thm
R4147:4155 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R4147:4155 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R4169:4177 compcert.flocq.Core.Raux <> bpow_plus thm
R4169:4177 compcert.flocq.Core.Raux <> bpow_plus thm
R4169:4177 compcert.flocq.Core.Raux <> bpow_plus thm
R4191:4209 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R4191:4209 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R4191:4209 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R4223:4230 compcert.flocq.Core.Generic_fmt <> cexp_abs thm
R4223:4230 compcert.flocq.Core.Generic_fmt <> cexp_abs thm
R4223:4230 compcert.flocq.Core.Generic_fmt <> cexp_abs thm
R4241:4265 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R4241:4265 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R4241:4265 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R4275:4278 compcert.flocq.Core.Generic_fmt <> cexp def
R4281:4287 compcert.flocq.Core.FLX <> FLX_exp def
R4298:4304 compcert.flocq.Core.Raux <> mag_abs thm
R4298:4304 compcert.flocq.Core.Raux <> mag_abs thm
R4298:4304 compcert.flocq.Core.Raux <> mag_abs thm
R4330:4333 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4351:4351 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4326:4328 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R4322:4325 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4344:4346 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R4334:4336 compcert.flocq.Core.Raux <> mag def
R4338:4341 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4347:4350 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4330:4333 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4351:4351 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4326:4328 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R4322:4325 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4344:4346 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R4334:4336 compcert.flocq.Core.Raux <> mag def
R4338:4341 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4347:4350 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4367:4369 compcert.flocq.Core.Raux <> mag def
R4371:4374 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4367:4369 compcert.flocq.Core.Raux <> mag def
R4371:4374 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4417:4422 Coq.Reals.RIneq <> lt_IZR thm
R4417:4422 Coq.Reals.RIneq <> lt_IZR thm
R4433:4442 compcert.flocq.Core.Raux <> IZR_Zpower thm
R4433:4442 compcert.flocq.Core.Raux <> IZR_Zpower thm
R4433:4442 compcert.flocq.Core.Raux <> IZR_Zpower thm
R4433:4442 compcert.flocq.Core.Raux <> IZR_Zpower thm
R4458:4468 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R4458:4468 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R4479:4485 Coq.Reals.Rbasic_fun <> abs_IZR thm
R4491:4513 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R4479:4485 Coq.Reals.Rbasic_fun <> abs_IZR thm
R4479:4485 Coq.Reals.Rbasic_fun <> abs_IZR thm
R4491:4513 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R4491:4513 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_generic thm
R4558:4561 compcert.flocq.Core.FLX <> bpow syndef
R4564:4567 compcert.flocq.Core.Generic_fmt <> cexp def
R4574:4580 compcert.flocq.Core.FLX <> FLX_exp def
R4569:4572 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4537:4550 Coq.Reals.RIneq <> Rmult_lt_reg_r thm
R4558:4561 compcert.flocq.Core.FLX <> bpow syndef
R4564:4567 compcert.flocq.Core.Generic_fmt <> cexp def
R4574:4580 compcert.flocq.Core.FLX <> FLX_exp def
R4569:4572 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4537:4550 Coq.Reals.RIneq <> Rmult_lt_reg_r thm
R4593:4601 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R4593:4601 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R4615:4623 compcert.flocq.Core.Raux <> bpow_plus thm
R4615:4623 compcert.flocq.Core.Raux <> bpow_plus thm
R4615:4623 compcert.flocq.Core.Raux <> bpow_plus thm
R4637:4655 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R4637:4655 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R4637:4655 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_abs thm
R4669:4676 compcert.flocq.Core.Generic_fmt <> cexp_abs thm
R4669:4676 compcert.flocq.Core.Generic_fmt <> cexp_abs thm
R4669:4676 compcert.flocq.Core.Generic_fmt <> cexp_abs thm
R4687:4711 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R4687:4711 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R4687:4711 compcert.flocq.Core.Generic_fmt <> scaled_mantissa_mult_bpow thm
R4721:4724 compcert.flocq.Core.Generic_fmt <> cexp def
R4727:4733 compcert.flocq.Core.FLX <> FLX_exp def
R4744:4750 compcert.flocq.Core.Raux <> mag_abs thm
R4744:4750 compcert.flocq.Core.Raux <> mag_abs thm
R4744:4750 compcert.flocq.Core.Raux <> mag_abs thm
R4772:4775 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4793:4793 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4768:4771 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4786:4788 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R4776:4778 compcert.flocq.Core.Raux <> mag def
R4780:4783 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4789:4792 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4772:4775 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4793:4793 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R4768:4771 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4786:4788 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R4776:4778 compcert.flocq.Core.Raux <> mag def
R4780:4783 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4789:4792 compcert.flocq.Core.FLX <> RND_FLX.prec var
R4809:4811 compcert.flocq.Core.Raux <> mag def
R4813:4816 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4809:4811 compcert.flocq.Core.Raux <> mag def
R4813:4816 compcert.flocq.Core.FLX <> RND_FLX.beta var
prf 4861:4885 <> FLXN_format_satisfies_any
R4891:4903 compcert.flocq.Core.Round_pred <> satisfies_any ind
R4905:4915 compcert.flocq.Core.FLX <> FLXN_format ind
R4933:4948 compcert.flocq.Core.Round_pred <> satisfies_any_eq thm
R4957:4984 compcert.flocq.Core.Generic_fmt <> generic_format_satisfies_any thm
R4991:4997 compcert.flocq.Core.FLX <> FLX_exp def
R4986:4989 compcert.flocq.Core.FLX <> RND_FLX.beta var
R4933:4948 compcert.flocq.Core.Round_pred <> satisfies_any_eq thm
R4957:4984 compcert.flocq.Core.Generic_fmt <> generic_format_satisfies_any thm
R4991:4997 compcert.flocq.Core.FLX <> FLX_exp def
R4986:4989 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5030:5048 compcert.flocq.Core.FLX <> FLXN_format_generic thm
R5030:5048 compcert.flocq.Core.FLX <> FLXN_format_generic thm
R5061:5079 compcert.flocq.Core.FLX <> generic_format_FLXN thm
R5061:5079 compcert.flocq.Core.FLX <> generic_format_FLXN thm
prf 5094:5111 <> negligible_exp_FLX
R5140:5142 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5118:5131 compcert.flocq.Core.Ulp <> negligible_exp def
R5133:5139 compcert.flocq.Core.FLX <> FLX_exp def
R5143:5146 Coq.Init.Datatypes <> None constr
R5162:5180 compcert.flocq.Core.Ulp <> negligible_exp_spec thm
R5182:5188 compcert.flocq.Core.FLX <> FLX_exp def
R5162:5180 compcert.flocq.Core.Ulp <> negligible_exp_spec thm
R5182:5188 compcert.flocq.Core.FLX <> FLX_exp def
R5250:5256 compcert.flocq.Core.FLX <> FLX_exp def
R5266:5274 compcert.flocq.Core.FLX <> Prec_gt_0 class
prf 5312:5331 <> generic_format_FLX_1
R5337:5350 compcert.flocq.Core.Generic_fmt <> generic_format def
R5357:5363 compcert.flocq.Core.FLX <> FLX_exp def
R5352:5355 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5382:5395 compcert.flocq.Core.Generic_fmt <> generic_format def
R5398:5412 compcert.flocq.Core.Generic_fmt <> scaled_mantissa def
R5415:5418 compcert.flocq.Core.Generic_fmt <> cexp def
R5421:5423 compcert.flocq.Core.Defs <> F2R def
R5441:5449 Coq.Reals.Raxioms <> Rmult_1_l prfax
R5453:5462 compcert.flocq.Core.Raux <> mag_unique thm
R5464:5467 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5441:5449 Coq.Reals.Raxioms <> Rmult_1_l prfax
R5441:5449 Coq.Reals.Raxioms <> Rmult_1_l prfax
R5453:5462 compcert.flocq.Core.Raux <> mag_unique thm
R5464:5467 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5453:5462 compcert.flocq.Core.Raux <> mag_unique thm
R5464:5467 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5453:5462 compcert.flocq.Core.Raux <> mag_unique thm
R5464:5467 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5484:5490 compcert.flocq.Core.FLX <> FLX_exp def
R5506:5515 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5527:5535 compcert.flocq.Core.FLX <> Prec_gt_0 class
R5506:5515 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5506:5515 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5506:5515 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5570:5579 compcert.flocq.Core.Raux <> Ztrunc_IZR thm
R5582:5591 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5603:5611 compcert.flocq.Core.FLX <> Prec_gt_0 class
R5570:5579 compcert.flocq.Core.Raux <> Ztrunc_IZR thm
R5570:5579 compcert.flocq.Core.Raux <> Ztrunc_IZR thm
R5582:5591 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5582:5591 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5582:5591 compcert.flocq.Core.Raux <> IZR_Zpower thm
R5649:5657 compcert.flocq.Core.Raux <> bpow_plus thm
R5649:5657 compcert.flocq.Core.Raux <> bpow_plus thm
R5649:5657 compcert.flocq.Core.Raux <> bpow_plus thm
R5676:5678 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R5689:5690 Coq.Numbers.BinNums <> Z0 constr
R5676:5678 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R5689:5690 Coq.Numbers.BinNums <> Z0 constr
R5711:5717 Coq.Reals.Rbasic_fun <> Rabs_R1 thm
R5711:5717 Coq.Reals.Rbasic_fun <> Rabs_R1 thm
R5711:5717 Coq.Reals.Rbasic_fun <> Rabs_R1 thm
R5755:5763 Coq.ZArith.BinInt Z pow_pos def
R5781:5789 Coq.ZArith.BinInt <> Zmult_1_r syndef
R5798:5803 Coq.Reals.RIneq <> IZR_lt thm
R5781:5789 Coq.ZArith.BinInt <> Zmult_1_r syndef
R5781:5789 Coq.ZArith.BinInt <> Zmult_1_r syndef
R5798:5803 Coq.Reals.RIneq <> IZR_lt thm
R5819:5833 Coq.ZArith.Zbool <> Zle_bool_imp_le thm
R5840:5849 compcert.flocq.Core.Zaux <> radix_prop proj
R5851:5854 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5819:5833 Coq.ZArith.Zbool <> Zle_bool_imp_le thm
R5840:5849 compcert.flocq.Core.Zaux <> radix_prop proj
R5851:5854 compcert.flocq.Core.FLX <> RND_FLX.beta var
prf 5880:5888 <> ulp_FLX_0
R5910:5912 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5892:5894 compcert.flocq.Core.Ulp <> ulp def
R5901:5907 compcert.flocq.Core.FLX <> FLX_exp def
R5896:5899 compcert.flocq.Core.FLX <> RND_FLX.beta var
R5933:5935 compcert.flocq.Core.Ulp <> ulp def
R5946:5958 compcert.flocq.Core.Raux <> Req_bool_true thm
R5946:5958 compcert.flocq.Core.Raux <> Req_bool_true thm
R5946:5958 compcert.flocq.Core.Raux <> Req_bool_true thm
R5946:5958 compcert.flocq.Core.Raux <> Req_bool_true thm
R5978:5995 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
R5978:5995 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
R5978:5995 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
prf 6016:6024 <> ulp_FLX_1
R6046:6048 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6028:6030 compcert.flocq.Core.Ulp <> ulp def
R6037:6043 compcert.flocq.Core.FLX <> FLX_exp def
R6032:6035 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6049:6052 compcert.flocq.Core.FLX <> bpow syndef
R6060:6062 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R6055:6055 Coq.ZArith.BinInt <> ::Z_scope:'-'_x not
R6056:6059 compcert.flocq.Core.FLX <> RND_FLX.prec var
R6081:6083 compcert.flocq.Core.Ulp <> ulp def
R6086:6092 compcert.flocq.Core.FLX <> FLX_exp def
R6095:6098 compcert.flocq.Core.Generic_fmt <> cexp def
R6109:6122 compcert.flocq.Core.Raux <> Req_bool_false thm
R6133:6141 Coq.Reals.Raxioms <> R1_neq_R0 prfax
R6109:6122 compcert.flocq.Core.Raux <> Req_bool_false thm
R6109:6122 compcert.flocq.Core.Raux <> Req_bool_false thm
R6109:6122 compcert.flocq.Core.Raux <> Req_bool_false thm
R6133:6141 Coq.Reals.Raxioms <> R1_neq_R0 prfax
R6153:6157 compcert.flocq.Core.Raux <> mag_1 thm
R6153:6157 compcert.flocq.Core.Raux <> mag_1 thm
R6153:6157 compcert.flocq.Core.Raux <> mag_1 thm
prf 6187:6196 <> succ_FLX_1
R6220:6222 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6201:6204 compcert.flocq.Core.Ulp <> succ def
R6211:6217 compcert.flocq.Core.FLX <> FLX_exp def
R6206:6209 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6224:6226 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6227:6230 compcert.flocq.Core.FLX <> bpow syndef
R6238:6240 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R6233:6233 Coq.ZArith.BinInt <> ::Z_scope:'-'_x not
R6234:6237 compcert.flocq.Core.FLX <> RND_FLX.prec var
R6266:6269 compcert.flocq.Core.Ulp <> succ def
R6280:6292 compcert.flocq.Core.Raux <> Rle_bool_true thm
R6303:6309 Coq.Reals.RIneq <> Rle_0_1 thm
R6321:6329 compcert.flocq.Core.FLX <> ulp_FLX_1 thm
R6280:6292 compcert.flocq.Core.Raux <> Rle_bool_true thm
R6280:6292 compcert.flocq.Core.Raux <> Rle_bool_true thm
R6280:6292 compcert.flocq.Core.Raux <> Rle_bool_true thm
R6303:6309 Coq.Reals.RIneq <> Rle_0_1 thm
R6321:6329 compcert.flocq.Core.FLX <> ulp_FLX_1 thm
R6321:6329 compcert.flocq.Core.FLX <> ulp_FLX_1 thm
prf 6346:6361 <> eq_0_round_0_FLX
R6384:6392 compcert.flocq.Core.Generic_fmt <> Valid_rnd class
R6394:6396 compcert.flocq.Core.FLX <> rnd var
R6437:6440 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6442:6444 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6441:6441 compcert.flocq.Core.FLX <> x var
R6431:6433 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6407:6411 compcert.flocq.Core.Generic_fmt <> round def
R6430:6430 compcert.flocq.Core.FLX <> x var
R6426:6428 compcert.flocq.Core.FLX <> rnd var
R6418:6424 compcert.flocq.Core.FLX <> FLX_exp def
R6413:6416 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6480:6506 compcert.flocq.Core.Ulp <> eq_0_round_0_negligible_exp thm
R6480:6506 compcert.flocq.Core.Ulp <> eq_0_round_0_negligible_exp thm
R6531:6543 compcert.flocq.Core.FLX <> FLX_exp_valid inst
R6531:6543 compcert.flocq.Core.FLX <> FLX_exp_valid inst
R6552:6569 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
R6552:6569 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
prf 6586:6604 <> gt_0_round_gt_0_FLX
R6627:6635 compcert.flocq.Core.Generic_fmt <> Valid_rnd class
R6637:6639 compcert.flocq.Core.FLX <> rnd var
R6659:6662 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6665:6667 Coq.Reals.Rdefinitions <> ::R_scope:x_'<'_x not
R6668:6672 compcert.flocq.Core.Generic_fmt <> round def
R6691:6691 compcert.flocq.Core.FLX <> x var
R6687:6689 compcert.flocq.Core.FLX <> rnd var
R6679:6685 compcert.flocq.Core.FLX <> FLX_exp def
R6674:6677 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6652:6654 Coq.Reals.Rdefinitions <> ::R_scope:x_'<'_x not
R6655:6655 compcert.flocq.Core.FLX <> x var
R6772:6775 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x not
R6776:6780 compcert.flocq.Core.Generic_fmt <> round def
R6787:6793 compcert.flocq.Core.FLX <> FLX_exp def
R6782:6785 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6772:6775 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x not
R6776:6780 compcert.flocq.Core.Generic_fmt <> round def
R6787:6793 compcert.flocq.Core.FLX <> FLX_exp def
R6782:6785 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6818:6824 compcert.flocq.Core.Generic_fmt <> round_0 thm
R6831:6837 compcert.flocq.Core.FLX <> FLX_exp def
R6826:6829 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6818:6824 compcert.flocq.Core.Generic_fmt <> round_0 thm
R6831:6837 compcert.flocq.Core.FLX <> FLX_exp def
R6826:6829 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6818:6824 compcert.flocq.Core.Generic_fmt <> round_0 thm
R6831:6837 compcert.flocq.Core.FLX <> FLX_exp def
R6826:6829 compcert.flocq.Core.FLX <> RND_FLX.beta var
R6851:6858 compcert.flocq.Core.Generic_fmt <> round_le thm
R6851:6858 compcert.flocq.Core.Generic_fmt <> round_le thm
R6873:6878 Coq.Reals.RIneq <> Rlt_le thm
R6873:6878 Coq.Reals.RIneq <> Rlt_le thm
R6912:6914 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6912:6914 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6931:6940 Coq.Reals.RIneq <> Rgt_not_eq thm
R6931:6940 Coq.Reals.RIneq <> Rgt_not_eq thm
R6949:6964 compcert.flocq.Core.FLX <> eq_0_round_0_FLX thm
R6949:6964 compcert.flocq.Core.FLX <> eq_0_round_0_FLX thm
prf 6993:7002 <> ulp_FLX_le
R7037:7040 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x not
R7019:7021 compcert.flocq.Core.Ulp <> ulp def
R7036:7036 compcert.flocq.Core.FLX <> x var
R7028:7034 compcert.flocq.Core.FLX <> FLX_exp def
R7023:7026 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7047:7049 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7041:7044 Coq.Reals.Rbasic_fun <> Rabs def
R7046:7046 compcert.flocq.Core.FLX <> x var
R7050:7053 compcert.flocq.Core.FLX <> bpow syndef
R7057:7057 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7058:7061 compcert.flocq.Core.FLX <> RND_FLX.prec var
R7091:7097 Coq.Reals.RIneq <> Req_dec thm
R7091:7097 Coq.Reals.RIneq <> Req_dec thm
R7128:7136 compcert.flocq.Core.FLX <> ulp_FLX_0 thm
R7139:7145 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R7128:7136 compcert.flocq.Core.FLX <> ulp_FLX_0 thm
R7128:7136 compcert.flocq.Core.FLX <> ulp_FLX_0 thm
R7139:7145 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R7139:7145 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R7169:7177 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7169:7177 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7169:7177 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7169:7177 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7201:7204 compcert.flocq.Core.Generic_fmt <> cexp def
R7207:7213 compcert.flocq.Core.FLX <> FLX_exp def
R7235:7237 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7225:7227 compcert.flocq.Core.Raux <> mag def
R7229:7232 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7238:7241 compcert.flocq.Core.FLX <> RND_FLX.prec var
R7252:7252 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R7267:7271 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R7278:7278 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R7263:7265 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7253:7255 compcert.flocq.Core.Raux <> mag def
R7257:7260 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7273:7273 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7274:7277 compcert.flocq.Core.FLX <> RND_FLX.prec var
R7235:7237 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7225:7227 compcert.flocq.Core.Raux <> mag def
R7229:7232 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7238:7241 compcert.flocq.Core.FLX <> RND_FLX.prec var
R7252:7252 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R7267:7271 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R7278:7278 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R7263:7265 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7253:7255 compcert.flocq.Core.Raux <> mag def
R7257:7260 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7273:7273 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R7274:7277 compcert.flocq.Core.FLX <> RND_FLX.prec var
R7300:7308 compcert.flocq.Core.Raux <> bpow_plus thm
R7300:7308 compcert.flocq.Core.Raux <> bpow_plus thm
R7300:7308 compcert.flocq.Core.Raux <> bpow_plus thm
R7317:7333 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R7317:7333 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R7342:7350 compcert.flocq.Core.Raux <> bpow_ge_0 thm
R7342:7350 compcert.flocq.Core.Raux <> bpow_ge_0 thm
R7363:7373 compcert.flocq.Core.Raux <> bpow_mag_le thm
R7363:7373 compcert.flocq.Core.Raux <> bpow_mag_le thm
prf 7390:7399 <> ulp_FLX_ge
R7437:7440 Coq.Reals.Rdefinitions <> ::R_scope:x_'<='_x not
R7422:7424 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7416:7419 Coq.Reals.Rbasic_fun <> Rabs def
R7421:7421 compcert.flocq.Core.FLX <> x var
R7425:7428 compcert.flocq.Core.FLX <> bpow syndef
R7431:7431 Coq.ZArith.BinInt <> ::Z_scope:'-'_x not
R7432:7435 compcert.flocq.Core.FLX <> RND_FLX.prec var
R7441:7443 compcert.flocq.Core.Ulp <> ulp def
R7458:7458 compcert.flocq.Core.FLX <> x var
R7450:7456 compcert.flocq.Core.FLX <> FLX_exp def
R7445:7448 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7487:7493 Coq.Reals.RIneq <> Req_dec thm
R7487:7493 Coq.Reals.RIneq <> Req_dec thm
R7524:7532 compcert.flocq.Core.FLX <> ulp_FLX_0 thm
R7535:7541 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R7524:7532 compcert.flocq.Core.FLX <> ulp_FLX_0 thm
R7524:7532 compcert.flocq.Core.FLX <> ulp_FLX_0 thm
R7535:7541 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R7535:7541 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R7565:7573 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7565:7573 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7565:7573 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7565:7573 compcert.flocq.Core.Ulp <> ulp_neq_0 thm
R7597:7600 compcert.flocq.Core.Generic_fmt <> cexp def
R7603:7609 compcert.flocq.Core.FLX <> FLX_exp def
R7619:7624 Coq.ZArith.BinInt Z sub def
R7635:7643 compcert.flocq.Core.Raux <> bpow_plus thm
R7635:7643 compcert.flocq.Core.Raux <> bpow_plus thm
R7635:7643 compcert.flocq.Core.Raux <> bpow_plus thm
R7652:7668 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R7652:7668 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R7677:7685 compcert.flocq.Core.Raux <> bpow_ge_0 thm
R7677:7685 compcert.flocq.Core.Raux <> bpow_ge_0 thm
R7704:7714 compcert.flocq.Core.Raux <> bpow_mag_gt thm
R7704:7714 compcert.flocq.Core.Raux <> bpow_mag_gt thm
prf 7729:7747 <> ulp_FLX_exact_shift
R7797:7799 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7768:7770 compcert.flocq.Core.Ulp <> ulp def
R7787:7789 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7786:7786 compcert.flocq.Core.FLX <> x var
R7790:7793 compcert.flocq.Core.FLX <> bpow syndef
R7795:7795 compcert.flocq.Core.FLX <> e var
R7777:7783 compcert.flocq.Core.FLX <> FLX_exp def
R7772:7775 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7818:7820 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7800:7802 compcert.flocq.Core.Ulp <> ulp def
R7817:7817 compcert.flocq.Core.FLX <> x var
R7809:7815 compcert.flocq.Core.FLX <> FLX_exp def
R7804:7807 compcert.flocq.Core.FLX <> RND_FLX.beta var
R7821:7824 compcert.flocq.Core.FLX <> bpow syndef
R7826:7826 compcert.flocq.Core.FLX <> e var
R7861:7867 Coq.Reals.RIneq <> Req_dec thm
R7861:7867 Coq.Reals.RIneq <> Req_dec thm
R7895:7897 compcert.flocq.Core.Ulp <> ulp def
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7930:7947 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7915:7927 compcert.flocq.Core.Raux <> Req_bool_true thm
R7930:7947 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
R7930:7947 compcert.flocq.Core.FLX <> negligible_exp_FLX thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7964:7972 Coq.Reals.RIneq <> Rmult_0_l thm
R7984:7986 compcert.flocq.Core.Ulp <> ulp def
R7997:8010 compcert.flocq.Core.Raux <> Req_bool_false thm
R8041:8054 Coq.Reals.RIneq <> Rmult_eq_reg_r thm
R8057:8060 compcert.flocq.Core.FLX <> bpow syndef
R8080:8088 Coq.Reals.RIneq <> Rmult_0_l thm
R8096:8105 Coq.Reals.RIneq <> Rgt_not_eq thm
R8108:8113 Coq.Reals.RIneq <> Rlt_gt thm
R8116:8124 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R7997:8010 compcert.flocq.Core.Raux <> Req_bool_false thm
R7997:8010 compcert.flocq.Core.Raux <> Req_bool_false thm
R7997:8010 compcert.flocq.Core.Raux <> Req_bool_false thm
R8041:8054 Coq.Reals.RIneq <> Rmult_eq_reg_r thm
R8057:8060 compcert.flocq.Core.FLX <> bpow syndef
R8080:8088 Coq.Reals.RIneq <> Rmult_0_l thm
R8080:8088 Coq.Reals.RIneq <> Rmult_0_l thm
R8096:8105 Coq.Reals.RIneq <> Rgt_not_eq thm
R8108:8113 Coq.Reals.RIneq <> Rlt_gt thm
R8116:8124 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R8138:8151 compcert.flocq.Core.Raux <> Req_bool_false thm
R8165:8173 compcert.flocq.Core.Raux <> bpow_plus thm
R8192:8195 compcert.flocq.Core.Generic_fmt <> cexp def
R8198:8204 compcert.flocq.Core.FLX <> FLX_exp def
R8138:8151 compcert.flocq.Core.Raux <> Req_bool_false thm
R8138:8151 compcert.flocq.Core.Raux <> Req_bool_false thm
R8165:8173 compcert.flocq.Core.Raux <> bpow_plus thm
R8165:8173 compcert.flocq.Core.Raux <> bpow_plus thm
R8219:8231 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8219:8231 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8219:8231 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8219:8231 compcert.flocq.Core.Raux <> mag_mult_bpow thm
prf 8255:8274 <> succ_FLX_exact_shift
R8325:8327 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8295:8298 compcert.flocq.Core.Ulp <> succ def
R8315:8317 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8314:8314 compcert.flocq.Core.FLX <> x var
R8318:8321 compcert.flocq.Core.FLX <> bpow syndef
R8323:8323 compcert.flocq.Core.FLX <> e var
R8305:8311 compcert.flocq.Core.FLX <> FLX_exp def
R8300:8303 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8347:8349 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8328:8331 compcert.flocq.Core.Ulp <> succ def
R8346:8346 compcert.flocq.Core.FLX <> x var
R8338:8344 compcert.flocq.Core.FLX <> FLX_exp def
R8333:8336 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8350:8353 compcert.flocq.Core.FLX <> bpow syndef
R8355:8355 compcert.flocq.Core.FLX <> e var
R8390:8398 Coq.Reals.RIneq <> Rle_or_lt thm
R8390:8398 Coq.Reals.RIneq <> Rle_or_lt thm
R8427:8437 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8452:8463 Coq.Reals.RIneq <> Rmult_le_pos thm
R8466:8474 compcert.flocq.Core.Raux <> bpow_ge_0 thm
R8427:8437 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8427:8437 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8427:8437 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8452:8463 Coq.Reals.RIneq <> Rmult_le_pos thm
R8466:8474 compcert.flocq.Core.Raux <> bpow_ge_0 thm
R8489:8499 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8489:8499 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8489:8499 compcert.flocq.Core.Ulp <> succ_eq_pos thm
R8526:8543 Coq.Reals.RIneq <> Rmult_plus_distr_r thm
R8561:8579 compcert.flocq.Core.FLX <> ulp_FLX_exact_shift thm
R8526:8543 Coq.Reals.RIneq <> Rmult_plus_distr_r thm
R8526:8543 Coq.Reals.RIneq <> Rmult_plus_distr_r thm
R8561:8579 compcert.flocq.Core.FLX <> ulp_FLX_exact_shift thm
R8591:8594 compcert.flocq.Core.Ulp <> succ def
R8605:8618 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8636:8644 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R8646:8649 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8605:8618 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8605:8618 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8605:8618 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8636:8644 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R8646:8649 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8669:8682 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8669:8682 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8669:8682 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8669:8682 compcert.flocq.Core.Raux <> Rle_bool_false thm
R8707:8731 Coq.Reals.RIneq <> Ropp_mult_distr_l_reverse thm
R8736:8760 Coq.Reals.RIneq <> Ropp_mult_distr_l_reverse thm
R8707:8731 Coq.Reals.RIneq <> Ropp_mult_distr_l_reverse thm
R8707:8731 Coq.Reals.RIneq <> Ropp_mult_distr_l_reverse thm
R8736:8760 Coq.Reals.RIneq <> Ropp_mult_distr_l_reverse thm
R8736:8760 Coq.Reals.RIneq <> Ropp_mult_distr_l_reverse thm
R8779:8786 compcert.flocq.Core.Ulp <> pred_pos def
R8797:8809 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8797:8809 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8797:8809 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8797:8809 compcert.flocq.Core.Raux <> mag_mult_bpow thm
R8830:8832 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R8862:8864 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R8858:8860 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R8844:8846 compcert.flocq.Core.Raux <> mag def
R8854:8855 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R8848:8851 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8888:8896 compcert.flocq.Core.Raux <> bpow_plus thm
R8830:8832 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R8862:8864 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R8858:8860 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R8844:8846 compcert.flocq.Core.Raux <> mag def
R8854:8855 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R8848:8851 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8888:8896 compcert.flocq.Core.Raux <> bpow_plus thm
R8888:8896 compcert.flocq.Core.Raux <> bpow_plus thm
R8906:8913 compcert.flocq.Core.Raux <> Req_bool def
R8924:8938 compcert.flocq.Core.Raux <> Rcompare_mult_r thm
R8953:8961 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R8924:8938 compcert.flocq.Core.Raux <> Rcompare_mult_r thm
R8924:8938 compcert.flocq.Core.Raux <> Rcompare_mult_r thm
R8924:8938 compcert.flocq.Core.Raux <> Rcompare_mult_r thm
R8953:8961 compcert.flocq.Core.Raux <> bpow_gt_0 thm
R8971:8978 compcert.flocq.Core.Raux <> Req_bool def
R8986:8989 compcert.flocq.Core.FLX <> bpow syndef
R9005:9007 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R8992:8994 compcert.flocq.Core.Raux <> mag def
R9002:9002 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R8996:8999 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8981:8981 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R9019:9026 compcert.flocq.Core.Raux <> Req_bool def
R8971:8978 compcert.flocq.Core.Raux <> Req_bool def
R8986:8989 compcert.flocq.Core.FLX <> bpow syndef
R9005:9007 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R8992:8994 compcert.flocq.Core.Raux <> mag def
R9002:9002 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R8996:8999 compcert.flocq.Core.FLX <> RND_FLX.beta var
R8981:8981 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R9019:9026 compcert.flocq.Core.Raux <> Req_bool def
R9038:9044 compcert.flocq.Core.FLX <> FLX_exp def
R9059:9061 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R9098:9100 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R9091:9093 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R9087:9089 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R9073:9075 compcert.flocq.Core.Raux <> mag def
R9083:9084 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R9077:9080 compcert.flocq.Core.FLX <> RND_FLX.beta var
R9094:9097 compcert.flocq.Core.FLX <> RND_FLX.prec var
R9059:9061 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R9098:9100 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R9091:9093 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R9087:9089 Coq.ZArith.BinInt <> ::Z_scope:x_'-'_x not
R9073:9075 compcert.flocq.Core.Raux <> mag def
R9083:9084 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R9077:9080 compcert.flocq.Core.FLX <> RND_FLX.beta var
R9094:9097 compcert.flocq.Core.FLX <> RND_FLX.prec var
R9126:9134 compcert.flocq.Core.Raux <> bpow_plus thm
R9126:9134 compcert.flocq.Core.Raux <> bpow_plus thm
R9126:9134 compcert.flocq.Core.Raux <> bpow_plus thm
R9153:9171 compcert.flocq.Core.FLX <> ulp_FLX_exact_shift thm
R9153:9171 compcert.flocq.Core.FLX <> ulp_FLX_exact_shift thm
R9153:9171 compcert.flocq.Core.FLX <> ulp_FLX_exact_shift thm
inst 9261:9276 <> FLX_exp_monotone
R9280:9291 compcert.flocq.Core.Generic_fmt <> Monotone_exp class
R9293:9299 compcert.flocq.Core.FLX <> FLX_exp def
R9337:9353 Coq.ZArith.Zorder <> Zplus_le_compat_r thm
R9337:9353 Coq.ZArith.Zorder <> Zplus_le_compat_r thm
var 9431:9437 RND_FLX NE_prop
R9460:9463 Coq.Init.Logic <> ::type_scope:x_'\/'_x not
R9452:9454 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9441:9446 Coq.ZArith.BinInt Z even def
R9448:9451 compcert.flocq.Core.FLX <> RND_FLX.beta var
R9455:9459 Coq.Init.Datatypes <> false constr
R9466:9468 Coq.ZArith.BinInt <> ::Z_scope:x_'<'_x not
R9469:9472 compcert.flocq.Core.FLX <> RND_FLX.prec var
inst 9495:9507 <> exists_NE_FLX
R9511:9519 compcert.flocq.Core.Round_NE <> Exists_NE class
R9526:9532 compcert.flocq.Core.FLX <> FLX_exp def
R9521:9524 compcert.flocq.Core.FLX <> RND_FLX.beta var
R9551:9557 compcert.flocq.Core.FLX <> RND_FLX.NE_prop var
R9593:9599 compcert.flocq.Core.FLX <> FLX_exp def
R9627:9633 compcert.flocq.Core.FLX RND_FLX <> sec
