clk_divider: 
muxpart__6: 
logic__59: 
logic__5: 
logic__7: 
reg__30: 
logic__6: 
logic__33: 
datapath: 
case__14: 
logic__53: 
case__18: 
reg__18: 
reg__20: 
case__6: 
anode_control: 
reg__21: 
logic__4: 
logic__52: 
case__17: 
case__11: 
case: 
case__15: 
logic: 
refresh_clk: 
case__21: 
BCD_on: 
logic__2: 
ALU: 
case__2: 
reg: 
reg__31: 
datapath__1: 
reg__28: 
case__22: 
reg__10: 
reg__15: 
logic__3: 
logic__47: 
logic__37: 
reg__26: 
case__12: 
reg__12: 
case__4: 
logic__29: 
reg__33: 
logic__48: 
case__19: 
logic__46: 
case__16: 
reg__9: 
case__5: 
logic__10: 
case__20: 
muxpart__8: 
reg__7: 
case__3: 
ISA_decode: 
reg__22: 
reg__32: 
logic__12: 
logic__18: 
case__9: 
dff_resetless: 
SSD: 
muxpart__7: 
logic__66: 
logic__8: 
muxpart__2: 
logic__30: 
reg__11: 
logic__42: 
reg__24: 
reg__8: 
cathode: 
case__10: 
logic__27: 
counter: 
reg__23: 
logic__17: 
logic__38: 
muxpart__5: 
reg__1: 
Edge_Detector: 
reg__25: 
case__1: 
reg__29: 
reg__3: 
case__7: 
logic__11: 
Debounce_cb: 
logic__16: 
reg__13: 
logic__14: 
logic__25: 
logic__15: 
MUX: 
reg__6: 
logic__9: 
case__8: 
reg__19: 
case__13: 
reg__5: 
muxpart__1: 
reg__4: 
register_file: 
reg__16: 
reg__27: 
muxpart__4: 
logic__13: 
muxpart: 
reg__17: 
logic__1: 
reg__14: 
reg__2: 
logic__45: 
Filter: 
