`timescale 1ns / 1ps

module clock_divider(
input wire clk,
output reg div_clk = 0
);
    localparam div_value = 49999999;
    //division value = 100MHz/(2*Desired Frequency) - 1
      
    integer ctVal = 0;
    
    always@ (posedge clk)begin
        if(ctVal == div_value)begin
            ctVal <= 0;
        end
        else begin
            ctVal <= ctVal+1;
        end
    end 
    
    always@ (posedge clk)begin
        if(ctVal == div_value)begin
            div_clk <= ~div_clk;
        end
        else begin
            div_clk <= div_clk;
        end       
    end   
endmodule
