01:55:44 **** Incremental Build of configuration Debug for project hopfield_vitis_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 64730 C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_domain C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis_system/Debug/system.bif --bitstream C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

01:56:00 Build Finished (took 15s.615ms)

