    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_SCL
I2C_SCL__0__MASK EQU 0x10
I2C_SCL__0__PC EQU CYREG_PRT12_PC4
I2C_SCL__0__PORT EQU 12
I2C_SCL__0__SHIFT EQU 4
I2C_SCL__AG EQU CYREG_PRT12_AG
I2C_SCL__BIE EQU CYREG_PRT12_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT12_BYP
I2C_SCL__DM0 EQU CYREG_PRT12_DM0
I2C_SCL__DM1 EQU CYREG_PRT12_DM1
I2C_SCL__DM2 EQU CYREG_PRT12_DM2
I2C_SCL__DR EQU CYREG_PRT12_DR
I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SCL__MASK EQU 0x10
I2C_SCL__PORT EQU 12
I2C_SCL__PRT EQU CYREG_PRT12_PRT
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT12_PS
I2C_SCL__SHIFT EQU 4
I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SCL__SLW EQU CYREG_PRT12_SLW

; I2C_SDA
I2C_SDA__0__MASK EQU 0x20
I2C_SDA__0__PC EQU CYREG_PRT12_PC5
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 5
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__MASK EQU 0x20
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 5
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; SPI0_BSPIM
SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI0_BSPIM_RxStsReg__4__POS EQU 4
SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI0_BSPIM_RxStsReg__5__POS EQU 5
SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI0_BSPIM_RxStsReg__6__POS EQU 6
SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI0_BSPIM_TxStsReg__0__POS EQU 0
SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI0_BSPIM_TxStsReg__1__POS EQU 1
SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI0_BSPIM_TxStsReg__2__POS EQU 2
SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI0_BSPIM_TxStsReg__3__POS EQU 3
SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI0_BSPIM_TxStsReg__4__POS EQU 4
SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST

; SPI0_IntClock
SPI0_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPI0_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPI0_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPI0_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI0_IntClock__INDEX EQU 0x01
SPI0_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI0_IntClock__PM_ACT_MSK EQU 0x02
SPI0_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI0_IntClock__PM_STBY_MSK EQU 0x02

; SPI0_MISO
SPI0_MISO__0__MASK EQU 0x80
SPI0_MISO__0__PC EQU CYREG_PRT2_PC7
SPI0_MISO__0__PORT EQU 2
SPI0_MISO__0__SHIFT EQU 7
SPI0_MISO__AG EQU CYREG_PRT2_AG
SPI0_MISO__AMUX EQU CYREG_PRT2_AMUX
SPI0_MISO__BIE EQU CYREG_PRT2_BIE
SPI0_MISO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI0_MISO__BYP EQU CYREG_PRT2_BYP
SPI0_MISO__CTL EQU CYREG_PRT2_CTL
SPI0_MISO__DM0 EQU CYREG_PRT2_DM0
SPI0_MISO__DM1 EQU CYREG_PRT2_DM1
SPI0_MISO__DM2 EQU CYREG_PRT2_DM2
SPI0_MISO__DR EQU CYREG_PRT2_DR
SPI0_MISO__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI0_MISO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI0_MISO__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI0_MISO__MASK EQU 0x80
SPI0_MISO__PORT EQU 2
SPI0_MISO__PRT EQU CYREG_PRT2_PRT
SPI0_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI0_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI0_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI0_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI0_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI0_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI0_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI0_MISO__PS EQU CYREG_PRT2_PS
SPI0_MISO__SHIFT EQU 7
SPI0_MISO__SLW EQU CYREG_PRT2_SLW

; SPI0_MOSI
SPI0_MOSI__0__MASK EQU 0x04
SPI0_MOSI__0__PC EQU CYREG_PRT2_PC2
SPI0_MOSI__0__PORT EQU 2
SPI0_MOSI__0__SHIFT EQU 2
SPI0_MOSI__AG EQU CYREG_PRT2_AG
SPI0_MOSI__AMUX EQU CYREG_PRT2_AMUX
SPI0_MOSI__BIE EQU CYREG_PRT2_BIE
SPI0_MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI0_MOSI__BYP EQU CYREG_PRT2_BYP
SPI0_MOSI__CTL EQU CYREG_PRT2_CTL
SPI0_MOSI__DM0 EQU CYREG_PRT2_DM0
SPI0_MOSI__DM1 EQU CYREG_PRT2_DM1
SPI0_MOSI__DM2 EQU CYREG_PRT2_DM2
SPI0_MOSI__DR EQU CYREG_PRT2_DR
SPI0_MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI0_MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI0_MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI0_MOSI__MASK EQU 0x04
SPI0_MOSI__PORT EQU 2
SPI0_MOSI__PRT EQU CYREG_PRT2_PRT
SPI0_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI0_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI0_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI0_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI0_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI0_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI0_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI0_MOSI__PS EQU CYREG_PRT2_PS
SPI0_MOSI__SHIFT EQU 2
SPI0_MOSI__SLW EQU CYREG_PRT2_SLW

; SPI0_SCLK
SPI0_SCLK__0__MASK EQU 0x10
SPI0_SCLK__0__PC EQU CYREG_PRT2_PC4
SPI0_SCLK__0__PORT EQU 2
SPI0_SCLK__0__SHIFT EQU 4
SPI0_SCLK__AG EQU CYREG_PRT2_AG
SPI0_SCLK__AMUX EQU CYREG_PRT2_AMUX
SPI0_SCLK__BIE EQU CYREG_PRT2_BIE
SPI0_SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI0_SCLK__BYP EQU CYREG_PRT2_BYP
SPI0_SCLK__CTL EQU CYREG_PRT2_CTL
SPI0_SCLK__DM0 EQU CYREG_PRT2_DM0
SPI0_SCLK__DM1 EQU CYREG_PRT2_DM1
SPI0_SCLK__DM2 EQU CYREG_PRT2_DM2
SPI0_SCLK__DR EQU CYREG_PRT2_DR
SPI0_SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI0_SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI0_SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI0_SCLK__MASK EQU 0x10
SPI0_SCLK__PORT EQU 2
SPI0_SCLK__PRT EQU CYREG_PRT2_PRT
SPI0_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI0_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI0_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI0_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI0_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI0_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI0_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI0_SCLK__PS EQU CYREG_PRT2_PS
SPI0_SCLK__SHIFT EQU 4
SPI0_SCLK__SLW EQU CYREG_PRT2_SLW

; SPI1_BSPIM
SPI1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPI1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPI1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPI1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPI1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPI1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPI1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPI1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPI1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPI1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPI1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPI1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPI1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPI1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPI1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPI1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPI1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPI1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPI1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI1_BSPIM_RxStsReg__4__POS EQU 4
SPI1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI1_BSPIM_RxStsReg__5__POS EQU 5
SPI1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI1_BSPIM_RxStsReg__6__POS EQU 6
SPI1_BSPIM_RxStsReg__MASK EQU 0x70
SPI1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPI1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPI1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPI1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPI1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPI1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPI1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPI1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPI1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPI1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPI1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPI1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPI1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPI1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPI1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPI1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPI1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPI1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI1_BSPIM_TxStsReg__0__POS EQU 0
SPI1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI1_BSPIM_TxStsReg__1__POS EQU 1
SPI1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPI1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPI1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI1_BSPIM_TxStsReg__2__POS EQU 2
SPI1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI1_BSPIM_TxStsReg__3__POS EQU 3
SPI1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI1_BSPIM_TxStsReg__4__POS EQU 4
SPI1_BSPIM_TxStsReg__MASK EQU 0x1F
SPI1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPI1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPI1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST

; SPI1_CS
SPI1_CS__0__MASK EQU 0x20
SPI1_CS__0__PC EQU CYREG_PRT4_PC5
SPI1_CS__0__PORT EQU 4
SPI1_CS__0__SHIFT EQU 5
SPI1_CS__AG EQU CYREG_PRT4_AG
SPI1_CS__AMUX EQU CYREG_PRT4_AMUX
SPI1_CS__BIE EQU CYREG_PRT4_BIE
SPI1_CS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SPI1_CS__BYP EQU CYREG_PRT4_BYP
SPI1_CS__CTL EQU CYREG_PRT4_CTL
SPI1_CS__DM0 EQU CYREG_PRT4_DM0
SPI1_CS__DM1 EQU CYREG_PRT4_DM1
SPI1_CS__DM2 EQU CYREG_PRT4_DM2
SPI1_CS__DR EQU CYREG_PRT4_DR
SPI1_CS__INP_DIS EQU CYREG_PRT4_INP_DIS
SPI1_CS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SPI1_CS__LCD_EN EQU CYREG_PRT4_LCD_EN
SPI1_CS__MASK EQU 0x20
SPI1_CS__PORT EQU 4
SPI1_CS__PRT EQU CYREG_PRT4_PRT
SPI1_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SPI1_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SPI1_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SPI1_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SPI1_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SPI1_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SPI1_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SPI1_CS__PS EQU CYREG_PRT4_PS
SPI1_CS__SHIFT EQU 5
SPI1_CS__SLW EQU CYREG_PRT4_SLW

; SPI1_IntClock
SPI1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI1_IntClock__INDEX EQU 0x00
SPI1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI1_IntClock__PM_ACT_MSK EQU 0x01
SPI1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI1_IntClock__PM_STBY_MSK EQU 0x01

; SPI1_MOSI
SPI1_MOSI__0__MASK EQU 0x08
SPI1_MOSI__0__PC EQU CYREG_PRT4_PC3
SPI1_MOSI__0__PORT EQU 4
SPI1_MOSI__0__SHIFT EQU 3
SPI1_MOSI__AG EQU CYREG_PRT4_AG
SPI1_MOSI__AMUX EQU CYREG_PRT4_AMUX
SPI1_MOSI__BIE EQU CYREG_PRT4_BIE
SPI1_MOSI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SPI1_MOSI__BYP EQU CYREG_PRT4_BYP
SPI1_MOSI__CTL EQU CYREG_PRT4_CTL
SPI1_MOSI__DM0 EQU CYREG_PRT4_DM0
SPI1_MOSI__DM1 EQU CYREG_PRT4_DM1
SPI1_MOSI__DM2 EQU CYREG_PRT4_DM2
SPI1_MOSI__DR EQU CYREG_PRT4_DR
SPI1_MOSI__INP_DIS EQU CYREG_PRT4_INP_DIS
SPI1_MOSI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SPI1_MOSI__LCD_EN EQU CYREG_PRT4_LCD_EN
SPI1_MOSI__MASK EQU 0x08
SPI1_MOSI__PORT EQU 4
SPI1_MOSI__PRT EQU CYREG_PRT4_PRT
SPI1_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SPI1_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SPI1_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SPI1_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SPI1_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SPI1_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SPI1_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SPI1_MOSI__PS EQU CYREG_PRT4_PS
SPI1_MOSI__SHIFT EQU 3
SPI1_MOSI__SLW EQU CYREG_PRT4_SLW

; SPI1_SCLK
SPI1_SCLK__0__MASK EQU 0x10
SPI1_SCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
SPI1_SCLK__0__PORT EQU 15
SPI1_SCLK__0__SHIFT EQU 4
SPI1_SCLK__AG EQU CYREG_PRT15_AG
SPI1_SCLK__AMUX EQU CYREG_PRT15_AMUX
SPI1_SCLK__BIE EQU CYREG_PRT15_BIE
SPI1_SCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SPI1_SCLK__BYP EQU CYREG_PRT15_BYP
SPI1_SCLK__CTL EQU CYREG_PRT15_CTL
SPI1_SCLK__DM0 EQU CYREG_PRT15_DM0
SPI1_SCLK__DM1 EQU CYREG_PRT15_DM1
SPI1_SCLK__DM2 EQU CYREG_PRT15_DM2
SPI1_SCLK__DR EQU CYREG_PRT15_DR
SPI1_SCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
SPI1_SCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SPI1_SCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
SPI1_SCLK__MASK EQU 0x10
SPI1_SCLK__PORT EQU 15
SPI1_SCLK__PRT EQU CYREG_PRT15_PRT
SPI1_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SPI1_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SPI1_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SPI1_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SPI1_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SPI1_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SPI1_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SPI1_SCLK__PS EQU CYREG_PRT15_PS
SPI1_SCLK__SHIFT EQU 4
SPI1_SCLK__SLW EQU CYREG_PRT15_SLW

; nIRQ
nIRQ__0__MASK EQU 0x04
nIRQ__0__PC EQU CYREG_PRT5_PC2
nIRQ__0__PORT EQU 5
nIRQ__0__SHIFT EQU 2
nIRQ__AG EQU CYREG_PRT5_AG
nIRQ__AMUX EQU CYREG_PRT5_AMUX
nIRQ__BIE EQU CYREG_PRT5_BIE
nIRQ__BIT_MASK EQU CYREG_PRT5_BIT_MASK
nIRQ__BYP EQU CYREG_PRT5_BYP
nIRQ__CTL EQU CYREG_PRT5_CTL
nIRQ__DM0 EQU CYREG_PRT5_DM0
nIRQ__DM1 EQU CYREG_PRT5_DM1
nIRQ__DM2 EQU CYREG_PRT5_DM2
nIRQ__DR EQU CYREG_PRT5_DR
nIRQ__INP_DIS EQU CYREG_PRT5_INP_DIS
nIRQ__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
nIRQ__LCD_EN EQU CYREG_PRT5_LCD_EN
nIRQ__MASK EQU 0x04
nIRQ__PORT EQU 5
nIRQ__PRT EQU CYREG_PRT5_PRT
nIRQ__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
nIRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
nIRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
nIRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
nIRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
nIRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
nIRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
nIRQ__PS EQU CYREG_PRT5_PS
nIRQ__SHIFT EQU 2
nIRQ__SLW EQU CYREG_PRT5_SLW

; Buzzer
Buzzer__0__MASK EQU 0x08
Buzzer__0__PC EQU CYREG_PRT5_PC3
Buzzer__0__PORT EQU 5
Buzzer__0__SHIFT EQU 3
Buzzer__AG EQU CYREG_PRT5_AG
Buzzer__AMUX EQU CYREG_PRT5_AMUX
Buzzer__BIE EQU CYREG_PRT5_BIE
Buzzer__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Buzzer__BYP EQU CYREG_PRT5_BYP
Buzzer__CTL EQU CYREG_PRT5_CTL
Buzzer__DM0 EQU CYREG_PRT5_DM0
Buzzer__DM1 EQU CYREG_PRT5_DM1
Buzzer__DM2 EQU CYREG_PRT5_DM2
Buzzer__DR EQU CYREG_PRT5_DR
Buzzer__INP_DIS EQU CYREG_PRT5_INP_DIS
Buzzer__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT5_LCD_EN
Buzzer__MASK EQU 0x08
Buzzer__PORT EQU 5
Buzzer__PRT EQU CYREG_PRT5_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Buzzer__PS EQU CYREG_PRT5_PS
Buzzer__SHIFT EQU 3
Buzzer__SLW EQU CYREG_PRT5_SLW

; SW_ISR
SW_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SW_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SW_ISR__INTC_MASK EQU 0x10
SW_ISR__INTC_NUMBER EQU 4
SW_ISR__INTC_PRIOR_NUM EQU 7
SW_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
SW_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SW_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWR_INT
PWR_INT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PWR_INT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PWR_INT__INTC_MASK EQU 0x04
PWR_INT__INTC_NUMBER EQU 2
PWR_INT__INTC_PRIOR_NUM EQU 7
PWR_INT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
PWR_INT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PWR_INT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPI_ISR
SPI_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_ISR__INTC_MASK EQU 0x08
SPI_ISR__INTC_NUMBER EQU 3
SPI_ISR__INTC_PRIOR_NUM EQU 7
SPI_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPI_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SW_USER
SW_USER__0__MASK EQU 0x40
SW_USER__0__PC EQU CYREG_PRT4_PC6
SW_USER__0__PORT EQU 4
SW_USER__0__SHIFT EQU 6
SW_USER__AG EQU CYREG_PRT4_AG
SW_USER__AMUX EQU CYREG_PRT4_AMUX
SW_USER__BIE EQU CYREG_PRT4_BIE
SW_USER__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SW_USER__BYP EQU CYREG_PRT4_BYP
SW_USER__CTL EQU CYREG_PRT4_CTL
SW_USER__DM0 EQU CYREG_PRT4_DM0
SW_USER__DM1 EQU CYREG_PRT4_DM1
SW_USER__DM2 EQU CYREG_PRT4_DM2
SW_USER__DR EQU CYREG_PRT4_DR
SW_USER__INP_DIS EQU CYREG_PRT4_INP_DIS
SW_USER__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SW_USER__LCD_EN EQU CYREG_PRT4_LCD_EN
SW_USER__MASK EQU 0x40
SW_USER__PORT EQU 4
SW_USER__PRT EQU CYREG_PRT4_PRT
SW_USER__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SW_USER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SW_USER__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SW_USER__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SW_USER__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SW_USER__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SW_USER__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SW_USER__PS EQU CYREG_PRT4_PS
SW_USER__SHIFT EQU 6
SW_USER__SLW EQU CYREG_PRT4_SLW

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x20
USBUART_ep_1__INTC_NUMBER EQU 5
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x40
USBUART_ep_2__INTC_NUMBER EQU 6
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x80
USBUART_ep_3__INTC_NUMBER EQU 7
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; ACC1_ISR
ACC1_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ACC1_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ACC1_ISR__INTC_MASK EQU 0x01
ACC1_ISR__INTC_NUMBER EQU 0
ACC1_ISR__INTC_PRIOR_NUM EQU 7
ACC1_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ACC1_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ACC1_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ACC2_ISR
ACC2_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ACC2_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ACC2_ISR__INTC_MASK EQU 0x02
ACC2_ISR__INTC_NUMBER EQU 1
ACC2_ISR__INTC_PRIOR_NUM EQU 7
ACC2_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ACC2_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ACC2_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ACC_INT1
ACC_INT1__0__MASK EQU 0x40
ACC_INT1__0__PC EQU CYREG_PRT12_PC6
ACC_INT1__0__PORT EQU 12
ACC_INT1__0__SHIFT EQU 6
ACC_INT1__AG EQU CYREG_PRT12_AG
ACC_INT1__BIE EQU CYREG_PRT12_BIE
ACC_INT1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ACC_INT1__BYP EQU CYREG_PRT12_BYP
ACC_INT1__DM0 EQU CYREG_PRT12_DM0
ACC_INT1__DM1 EQU CYREG_PRT12_DM1
ACC_INT1__DM2 EQU CYREG_PRT12_DM2
ACC_INT1__DR EQU CYREG_PRT12_DR
ACC_INT1__INP_DIS EQU CYREG_PRT12_INP_DIS
ACC_INT1__MASK EQU 0x40
ACC_INT1__PORT EQU 12
ACC_INT1__PRT EQU CYREG_PRT12_PRT
ACC_INT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ACC_INT1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ACC_INT1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ACC_INT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ACC_INT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ACC_INT1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ACC_INT1__PS EQU CYREG_PRT12_PS
ACC_INT1__SHIFT EQU 6
ACC_INT1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ACC_INT1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ACC_INT1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ACC_INT1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ACC_INT1__SLW EQU CYREG_PRT12_SLW

; ACC_INT2
ACC_INT2__0__MASK EQU 0x80
ACC_INT2__0__PC EQU CYREG_PRT12_PC7
ACC_INT2__0__PORT EQU 12
ACC_INT2__0__SHIFT EQU 7
ACC_INT2__AG EQU CYREG_PRT12_AG
ACC_INT2__BIE EQU CYREG_PRT12_BIE
ACC_INT2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ACC_INT2__BYP EQU CYREG_PRT12_BYP
ACC_INT2__DM0 EQU CYREG_PRT12_DM0
ACC_INT2__DM1 EQU CYREG_PRT12_DM1
ACC_INT2__DM2 EQU CYREG_PRT12_DM2
ACC_INT2__DR EQU CYREG_PRT12_DR
ACC_INT2__INP_DIS EQU CYREG_PRT12_INP_DIS
ACC_INT2__MASK EQU 0x80
ACC_INT2__PORT EQU 12
ACC_INT2__PRT EQU CYREG_PRT12_PRT
ACC_INT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ACC_INT2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ACC_INT2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ACC_INT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ACC_INT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ACC_INT2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ACC_INT2__PS EQU CYREG_PRT12_PS
ACC_INT2__SHIFT EQU 7
ACC_INT2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ACC_INT2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ACC_INT2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ACC_INT2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ACC_INT2__SLW EQU CYREG_PRT12_SLW

; SPI_INTR
SPI_INTR__0__MASK EQU 0x20
SPI_INTR__0__PC EQU CYREG_PRT2_PC5
SPI_INTR__0__PORT EQU 2
SPI_INTR__0__SHIFT EQU 5
SPI_INTR__AG EQU CYREG_PRT2_AG
SPI_INTR__AMUX EQU CYREG_PRT2_AMUX
SPI_INTR__BIE EQU CYREG_PRT2_BIE
SPI_INTR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_INTR__BYP EQU CYREG_PRT2_BYP
SPI_INTR__CTL EQU CYREG_PRT2_CTL
SPI_INTR__DM0 EQU CYREG_PRT2_DM0
SPI_INTR__DM1 EQU CYREG_PRT2_DM1
SPI_INTR__DM2 EQU CYREG_PRT2_DM2
SPI_INTR__DR EQU CYREG_PRT2_DR
SPI_INTR__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_INTR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_INTR__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_INTR__MASK EQU 0x20
SPI_INTR__PORT EQU 2
SPI_INTR__PRT EQU CYREG_PRT2_PRT
SPI_INTR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_INTR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_INTR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_INTR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_INTR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_INTR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_INTR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_INTR__PS EQU CYREG_PRT2_PS
SPI_INTR__SHIFT EQU 5
SPI_INTR__SLW EQU CYREG_PRT2_SLW

; TFT_LED_PWR
TFT_LED_PWR__0__MASK EQU 0x20
TFT_LED_PWR__0__PC EQU CYREG_PRT5_PC5
TFT_LED_PWR__0__PORT EQU 5
TFT_LED_PWR__0__SHIFT EQU 5
TFT_LED_PWR__AG EQU CYREG_PRT5_AG
TFT_LED_PWR__AMUX EQU CYREG_PRT5_AMUX
TFT_LED_PWR__BIE EQU CYREG_PRT5_BIE
TFT_LED_PWR__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_LED_PWR__BYP EQU CYREG_PRT5_BYP
TFT_LED_PWR__CTL EQU CYREG_PRT5_CTL
TFT_LED_PWR__DM0 EQU CYREG_PRT5_DM0
TFT_LED_PWR__DM1 EQU CYREG_PRT5_DM1
TFT_LED_PWR__DM2 EQU CYREG_PRT5_DM2
TFT_LED_PWR__DR EQU CYREG_PRT5_DR
TFT_LED_PWR__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_LED_PWR__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_LED_PWR__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_LED_PWR__MASK EQU 0x20
TFT_LED_PWR__PORT EQU 5
TFT_LED_PWR__PRT EQU CYREG_PRT5_PRT
TFT_LED_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_LED_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_LED_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_LED_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_LED_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_LED_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_LED_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_LED_PWR__PS EQU CYREG_PRT5_PS
TFT_LED_PWR__SHIFT EQU 5
TFT_LED_PWR__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16A069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000801F
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
