// Seed: 1539979705
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1;
  assign id_1 = 1'd0 ? 1 + id_1 : (1'b0);
  wire id_2;
  wor  id_3 = 1 - 1 * 1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_1), .id_1(1'd0)
  );
  module_3 modCall_1 ();
  assign module_0.id_2 = 0;
endmodule
module module_3 ();
  always @(1'b0) begin : LABEL_0
    id_1 <= 1;
  end
  wor id_2;
  assign id_2 = 1;
endmodule
