<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT1_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT1__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT1_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 1 (PORT1)  
 <a href="structPORT1__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae6f9750515e76d4ce139dc3f8597e6aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#ae6f9750515e76d4ce139dc3f8597e6aa">OUT</a></td></tr>
<tr class="separator:ae6f9750515e76d4ce139dc3f8597e6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bd4b7c59f1c3da1ed2ca030b92f563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#ac2bd4b7c59f1c3da1ed2ca030b92f563">OMR</a></td></tr>
<tr class="separator:ac2bd4b7c59f1c3da1ed2ca030b92f563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6990655fbe52cb3bd1ad22ef0c3aa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#afc6990655fbe52cb3bd1ad22ef0c3aa9">RESERVED</a> [2]</td></tr>
<tr class="separator:afc6990655fbe52cb3bd1ad22ef0c3aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6811ed8816dd5a10717cd9b45766365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#ac6811ed8816dd5a10717cd9b45766365">IOCR0</a></td></tr>
<tr class="separator:ac6811ed8816dd5a10717cd9b45766365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2019bb9710f74e0ce8b6f79b3038810e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a2019bb9710f74e0ce8b6f79b3038810e">IOCR4</a></td></tr>
<tr class="separator:a2019bb9710f74e0ce8b6f79b3038810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae100deafe8014a8ce0ba5dc0aa437fc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#ae100deafe8014a8ce0ba5dc0aa437fc8">IOCR8</a></td></tr>
<tr class="separator:ae100deafe8014a8ce0ba5dc0aa437fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47231733ca01bf6a29031cb0778f7499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a47231733ca01bf6a29031cb0778f7499">IOCR12</a></td></tr>
<tr class="separator:a47231733ca01bf6a29031cb0778f7499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3873a4bc648fa9b32960b81d6390b2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a3873a4bc648fa9b32960b81d6390b2c8">RESERVED1</a></td></tr>
<tr class="separator:a3873a4bc648fa9b32960b81d6390b2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532fee3b28fc5a135242b6923b1f7a96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a532fee3b28fc5a135242b6923b1f7a96">IN</a></td></tr>
<tr class="separator:a532fee3b28fc5a135242b6923b1f7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c665e08af52bbd3c212e17b2e6ebdae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a7c665e08af52bbd3c212e17b2e6ebdae">RESERVED2</a> [6]</td></tr>
<tr class="separator:a7c665e08af52bbd3c212e17b2e6ebdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d648520ca79aaf2749d5f026dde381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a79d648520ca79aaf2749d5f026dde381">PDR0</a></td></tr>
<tr class="separator:a79d648520ca79aaf2749d5f026dde381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71b7153504c992d794ff36c407866c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#aa71b7153504c992d794ff36c407866c8">PDR1</a></td></tr>
<tr class="separator:aa71b7153504c992d794ff36c407866c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8928f025c1d611dd1748579b5c83885a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a8928f025c1d611dd1748579b5c83885a">RESERVED3</a> [6]</td></tr>
<tr class="separator:a8928f025c1d611dd1748579b5c83885a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e334dc4a4e447c01cb44fd08ceb96f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#ac9e334dc4a4e447c01cb44fd08ceb96f">PDISC</a></td></tr>
<tr class="separator:ac9e334dc4a4e447c01cb44fd08ceb96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6a46552efdf73b1c1e984b3edc8ab1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a0f6a46552efdf73b1c1e984b3edc8ab1">RESERVED4</a> [3]</td></tr>
<tr class="separator:a0f6a46552efdf73b1c1e984b3edc8ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb1905a8efe3a4b3d21f737c5cfe6bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#a9bb1905a8efe3a4b3d21f737c5cfe6bc">PPS</a></td></tr>
<tr class="separator:a9bb1905a8efe3a4b3d21f737c5cfe6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2df8ffe646453322fbefe7171d4f11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT1__Type.html#abe2df8ffe646453322fbefe7171d4f11">HWSEL</a></td></tr>
<tr class="separator:abe2df8ffe646453322fbefe7171d4f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02437">2437</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abe2df8ffe646453322fbefe7171d4f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2df8ffe646453322fbefe7171d4f11">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028174) Port 1 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02454">2454</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a532fee3b28fc5a135242b6923b1f7a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532fee3b28fc5a135242b6923b1f7a96">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028124) Port 1 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02446">2446</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac6811ed8816dd5a10717cd9b45766365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6811ed8816dd5a10717cd9b45766365">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028110) Port 1 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02441">2441</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a47231733ca01bf6a29031cb0778f7499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47231733ca01bf6a29031cb0778f7499">&#9670;&nbsp;</a></span>IOCR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::IOCR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4802811C) Port 1 Input/Output Control Register 12 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02444">2444</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2019bb9710f74e0ce8b6f79b3038810e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2019bb9710f74e0ce8b6f79b3038810e">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028114) Port 1 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02442">2442</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae100deafe8014a8ce0ba5dc0aa437fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae100deafe8014a8ce0ba5dc0aa437fc8">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028118) Port 1 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02443">2443</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac2bd4b7c59f1c3da1ed2ca030b92f563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bd4b7c59f1c3da1ed2ca030b92f563">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT1_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028104) Port 1 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02439">2439</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae6f9750515e76d4ce139dc3f8597e6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f9750515e76d4ce139dc3f8597e6aa">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028100) PORT1 Structure <br  />
 (@ 0x48028100) Port 1 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02438">2438</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac9e334dc4a4e447c01cb44fd08ceb96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e334dc4a4e447c01cb44fd08ceb96f">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028160) Port 1 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02451">2451</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a79d648520ca79aaf2749d5f026dde381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d648520ca79aaf2749d5f026dde381">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028140) Port 1 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02448">2448</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa71b7153504c992d794ff36c407866c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71b7153504c992d794ff36c407866c8">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028144) Port 1 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02449">2449</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9bb1905a8efe3a4b3d21f737c5cfe6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb1905a8efe3a4b3d21f737c5cfe6bc">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT1_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028170) Port 1 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02453">2453</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afc6990655fbe52cb3bd1ad22ef0c3aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6990655fbe52cb3bd1ad22ef0c3aa9">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02440">2440</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3873a4bc648fa9b32960b81d6390b2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3873a4bc648fa9b32960b81d6390b2c8">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02445">2445</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7c665e08af52bbd3c212e17b2e6ebdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c665e08af52bbd3c212e17b2e6ebdae">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02447">2447</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8928f025c1d611dd1748579b5c83885a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8928f025c1d611dd1748579b5c83885a">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02450">2450</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0f6a46552efdf73b1c1e984b3edc8ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6a46552efdf73b1c1e984b3edc8ab1">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT1_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02452">2452</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
