

================================================================
== Vivado HLS Report for 'load_data55'
================================================================
* Date:           Fri Feb 13 10:45:00 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  100|  100|  100|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_image_loop  |   98|   98|         2|          1|          1|    98|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     46|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|     154|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     154|    157|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_385_p2                          |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp0_stage0_11001            |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_fu_379_p2              |   icmp   |      0|  0|  11|           7|           6|
    |in_stream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  46|          23|          15|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |i_i_i_reg_368                  |   9|          2|    7|         14|
    |in_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream_V_data_V_0_data_out  |   9|          2|   64|        128|
    |in_stream_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream_V_dest_V_0_state     |  15|          3|    2|          6|
    |x_norm_in_V_out_blk_n          |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 111|         23|   80|        167|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |i_i_i_reg_368                   |   7|   0|    7|          0|
    |in_stream_V_data_V_0_payload_A  |  64|   0|   64|          0|
    |in_stream_V_data_V_0_payload_B  |  64|   0|   64|          0|
    |in_stream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_dest_V_0_state      |   2|   0|    2|          0|
    |tmp_2_cast_i_i_reg_531          |   6|   0|    6|          0|
    |tmp_reg_527                     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 154|   0|  154|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     load_data55    | return value |
|in_stream_TDATA         |  in |   64|    axis    | in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    8|    axis    | in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    8|    axis    | in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    1|    axis    | in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    | in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    1|    axis    |  in_stream_V_id_V  |    pointer   |
|x_local_0_V_address0    | out |    6|  ap_memory |     x_local_0_V    |     array    |
|x_local_0_V_ce0         | out |    1|  ap_memory |     x_local_0_V    |     array    |
|x_local_0_V_we0         | out |    1|  ap_memory |     x_local_0_V    |     array    |
|x_local_0_V_d0          | out |    8|  ap_memory |     x_local_0_V    |     array    |
|x_local_1_V_address0    | out |    6|  ap_memory |     x_local_1_V    |     array    |
|x_local_1_V_ce0         | out |    1|  ap_memory |     x_local_1_V    |     array    |
|x_local_1_V_we0         | out |    1|  ap_memory |     x_local_1_V    |     array    |
|x_local_1_V_d0          | out |    8|  ap_memory |     x_local_1_V    |     array    |
|x_local_2_V_address0    | out |    6|  ap_memory |     x_local_2_V    |     array    |
|x_local_2_V_ce0         | out |    1|  ap_memory |     x_local_2_V    |     array    |
|x_local_2_V_we0         | out |    1|  ap_memory |     x_local_2_V    |     array    |
|x_local_2_V_d0          | out |    8|  ap_memory |     x_local_2_V    |     array    |
|x_local_3_V_address0    | out |    6|  ap_memory |     x_local_3_V    |     array    |
|x_local_3_V_ce0         | out |    1|  ap_memory |     x_local_3_V    |     array    |
|x_local_3_V_we0         | out |    1|  ap_memory |     x_local_3_V    |     array    |
|x_local_3_V_d0          | out |    8|  ap_memory |     x_local_3_V    |     array    |
|x_local_4_V_address0    | out |    6|  ap_memory |     x_local_4_V    |     array    |
|x_local_4_V_ce0         | out |    1|  ap_memory |     x_local_4_V    |     array    |
|x_local_4_V_we0         | out |    1|  ap_memory |     x_local_4_V    |     array    |
|x_local_4_V_d0          | out |    8|  ap_memory |     x_local_4_V    |     array    |
|x_local_5_V_address0    | out |    6|  ap_memory |     x_local_5_V    |     array    |
|x_local_5_V_ce0         | out |    1|  ap_memory |     x_local_5_V    |     array    |
|x_local_5_V_we0         | out |    1|  ap_memory |     x_local_5_V    |     array    |
|x_local_5_V_d0          | out |    8|  ap_memory |     x_local_5_V    |     array    |
|x_local_6_V_address0    | out |    6|  ap_memory |     x_local_6_V    |     array    |
|x_local_6_V_ce0         | out |    1|  ap_memory |     x_local_6_V    |     array    |
|x_local_6_V_we0         | out |    1|  ap_memory |     x_local_6_V    |     array    |
|x_local_6_V_d0          | out |    8|  ap_memory |     x_local_6_V    |     array    |
|x_local_7_V_address0    | out |    6|  ap_memory |     x_local_7_V    |     array    |
|x_local_7_V_ce0         | out |    1|  ap_memory |     x_local_7_V    |     array    |
|x_local_7_V_we0         | out |    1|  ap_memory |     x_local_7_V    |     array    |
|x_local_7_V_d0          | out |    8|  ap_memory |     x_local_7_V    |     array    |
|x_local_8_V_address0    | out |    6|  ap_memory |     x_local_8_V    |     array    |
|x_local_8_V_ce0         | out |    1|  ap_memory |     x_local_8_V    |     array    |
|x_local_8_V_we0         | out |    1|  ap_memory |     x_local_8_V    |     array    |
|x_local_8_V_d0          | out |    8|  ap_memory |     x_local_8_V    |     array    |
|x_local_9_V_address0    | out |    6|  ap_memory |     x_local_9_V    |     array    |
|x_local_9_V_ce0         | out |    1|  ap_memory |     x_local_9_V    |     array    |
|x_local_9_V_we0         | out |    1|  ap_memory |     x_local_9_V    |     array    |
|x_local_9_V_d0          | out |    8|  ap_memory |     x_local_9_V    |     array    |
|x_local_10_V_address0   | out |    6|  ap_memory |    x_local_10_V    |     array    |
|x_local_10_V_ce0        | out |    1|  ap_memory |    x_local_10_V    |     array    |
|x_local_10_V_we0        | out |    1|  ap_memory |    x_local_10_V    |     array    |
|x_local_10_V_d0         | out |    8|  ap_memory |    x_local_10_V    |     array    |
|x_local_11_V_address0   | out |    6|  ap_memory |    x_local_11_V    |     array    |
|x_local_11_V_ce0        | out |    1|  ap_memory |    x_local_11_V    |     array    |
|x_local_11_V_we0        | out |    1|  ap_memory |    x_local_11_V    |     array    |
|x_local_11_V_d0         | out |    8|  ap_memory |    x_local_11_V    |     array    |
|x_local_12_V_address0   | out |    6|  ap_memory |    x_local_12_V    |     array    |
|x_local_12_V_ce0        | out |    1|  ap_memory |    x_local_12_V    |     array    |
|x_local_12_V_we0        | out |    1|  ap_memory |    x_local_12_V    |     array    |
|x_local_12_V_d0         | out |    8|  ap_memory |    x_local_12_V    |     array    |
|x_local_13_V_address0   | out |    6|  ap_memory |    x_local_13_V    |     array    |
|x_local_13_V_ce0        | out |    1|  ap_memory |    x_local_13_V    |     array    |
|x_local_13_V_we0        | out |    1|  ap_memory |    x_local_13_V    |     array    |
|x_local_13_V_d0         | out |    8|  ap_memory |    x_local_13_V    |     array    |
|x_local_14_V_address0   | out |    6|  ap_memory |    x_local_14_V    |     array    |
|x_local_14_V_ce0        | out |    1|  ap_memory |    x_local_14_V    |     array    |
|x_local_14_V_we0        | out |    1|  ap_memory |    x_local_14_V    |     array    |
|x_local_14_V_d0         | out |    8|  ap_memory |    x_local_14_V    |     array    |
|x_local_15_V_address0   | out |    6|  ap_memory |    x_local_15_V    |     array    |
|x_local_15_V_ce0        | out |    1|  ap_memory |    x_local_15_V    |     array    |
|x_local_15_V_we0        | out |    1|  ap_memory |    x_local_15_V    |     array    |
|x_local_15_V_d0         | out |    8|  ap_memory |    x_local_15_V    |     array    |
|x_norm_in_V             |  in |   24|   ap_none  |     x_norm_in_V    |    scalar    |
|x_norm_in_V_out_din     | out |   24|   ap_fifo  |   x_norm_in_V_out  |    pointer   |
|x_norm_in_V_out_full_n  |  in |    1|   ap_fifo  |   x_norm_in_V_out  |    pointer   |
|x_norm_in_V_out_write   | out |    1|   ap_fifo  |   x_norm_in_V_out  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1_i_i)
	3  / (!exitcond1_i_i)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_norm_in_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %x_norm_in_V)"   --->   Operation 5 'read' 'x_norm_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %x_norm_in_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i24P(i24* %x_norm_in_V_out, i24 %x_norm_in_V_read)"   --->   Operation 63 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.76ns)   --->   "br label %0" [ADSD/Classifier.cpp:15]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%i_i_i = phi i7 [ 0, %entry ], [ %i, %9 ]"   --->   Operation 73 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.48ns)   --->   "%exitcond1_i_i = icmp eq i7 %i_i_i, -30" [ADSD/Classifier.cpp:15]   --->   Operation 74 'icmp' 'exitcond1_i_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98, i64 98, i64 98)"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.87ns)   --->   "%i = add i7 %i_i_i, 1" [ADSD/Classifier.cpp:15]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %.exit, label %1" [ADSD/Classifier.cpp:15]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.00ns)   --->   "%empty_32 = call { i64, i8, i8, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)" [ADSD/Classifier.cpp:19]   --->   Operation 78 'read' 'empty_32' <Predicate = (!exitcond1_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %i_i_i to i1" [ADSD/Classifier.cpp:25]   --->   Operation 79 'trunc' 'tmp' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2_cast_i_i = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i_i_i, i32 1, i32 6)" [ADSD/Classifier.cpp:15]   --->   Operation 80 'partselect' 'tmp_2_cast_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch120.i.i, label %branch112.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 81 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch104.i.i, label %branch96.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 82 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch88.i.i, label %branch80.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 83 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch72.i.i, label %branch64.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 84 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch56.i.i, label %branch48.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 85 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch40.i.i, label %branch32.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 86 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch24.i.i, label %branch16.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 87 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch8.i.i, label %branch0.i.i" [ADSD/Classifier.cpp:26]   --->   Operation 88 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [ADSD/Classifier.cpp:15]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)" [ADSD/Classifier.cpp:15]   --->   Operation 90 'specregionbegin' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:16]   --->   Operation 91 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (0.00ns)   --->   "%empty_32 = call { i64, i8, i8, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)" [ADSD/Classifier.cpp:19]   --->   Operation 92 'read' 'empty_32' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i64, i8, i8, i1, i1, i1, i1 } %empty_32, 0" [ADSD/Classifier.cpp:19]   --->   Operation 93 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i64 %tmp_data_V to i8" [ADSD/Classifier.cpp:25]   --->   Operation 94 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%newIndex1_i_i = zext i6 %tmp_2_cast_i_i to i64" [ADSD/Classifier.cpp:15]   --->   Operation 95 'zext' 'newIndex1_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%x_local_0_V_addr = getelementptr [49 x i8]* %x_local_0_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 96 'getelementptr' 'x_local_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%x_local_8_V_addr = getelementptr [49 x i8]* %x_local_8_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 97 'getelementptr' 'x_local_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "store i8 %tmp_1, i8* %x_local_0_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 98 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %2" [ADSD/Classifier.cpp:26]   --->   Operation 99 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.32ns)   --->   "store i8 %tmp_1, i8* %x_local_8_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 100 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %2" [ADSD/Classifier.cpp:26]   --->   Operation 101 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 8, i32 15)" [ADSD/Classifier.cpp:25]   --->   Operation 102 'partselect' 'p_Result_1_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%x_local_1_V_addr = getelementptr [49 x i8]* %x_local_1_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 103 'getelementptr' 'x_local_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%x_local_9_V_addr = getelementptr [49 x i8]* %x_local_9_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 104 'getelementptr' 'x_local_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "store i8 %p_Result_1_i_i, i8* %x_local_1_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 105 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %3" [ADSD/Classifier.cpp:26]   --->   Operation 106 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "store i8 %p_Result_1_i_i, i8* %x_local_9_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 107 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %3" [ADSD/Classifier.cpp:26]   --->   Operation 108 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 16, i32 23)" [ADSD/Classifier.cpp:25]   --->   Operation 109 'partselect' 'p_Result_2_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%x_local_2_V_addr = getelementptr [49 x i8]* %x_local_2_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 110 'getelementptr' 'x_local_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%x_local_10_V_addr = getelementptr [49 x i8]* %x_local_10_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 111 'getelementptr' 'x_local_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.32ns)   --->   "store i8 %p_Result_2_i_i, i8* %x_local_2_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 112 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [ADSD/Classifier.cpp:26]   --->   Operation 113 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.32ns)   --->   "store i8 %p_Result_2_i_i, i8* %x_local_10_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 114 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [ADSD/Classifier.cpp:26]   --->   Operation 115 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 24, i32 31)" [ADSD/Classifier.cpp:25]   --->   Operation 116 'partselect' 'p_Result_3_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%x_local_3_V_addr = getelementptr [49 x i8]* %x_local_3_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 117 'getelementptr' 'x_local_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%x_local_11_V_addr = getelementptr [49 x i8]* %x_local_11_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 118 'getelementptr' 'x_local_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.32ns)   --->   "store i8 %p_Result_3_i_i, i8* %x_local_3_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 119 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %5" [ADSD/Classifier.cpp:26]   --->   Operation 120 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.32ns)   --->   "store i8 %p_Result_3_i_i, i8* %x_local_11_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 121 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br label %5" [ADSD/Classifier.cpp:26]   --->   Operation 122 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 32, i32 39)" [ADSD/Classifier.cpp:25]   --->   Operation 123 'partselect' 'p_Result_4_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%x_local_4_V_addr = getelementptr [49 x i8]* %x_local_4_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 124 'getelementptr' 'x_local_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%x_local_12_V_addr = getelementptr [49 x i8]* %x_local_12_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 125 'getelementptr' 'x_local_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_i_i, i8* %x_local_4_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 126 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %6" [ADSD/Classifier.cpp:26]   --->   Operation 127 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_i_i, i8* %x_local_12_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 128 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %6" [ADSD/Classifier.cpp:26]   --->   Operation 129 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 40, i32 47)" [ADSD/Classifier.cpp:25]   --->   Operation 130 'partselect' 'p_Result_5_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%x_local_5_V_addr = getelementptr [49 x i8]* %x_local_5_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 131 'getelementptr' 'x_local_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%x_local_13_V_addr = getelementptr [49 x i8]* %x_local_13_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 132 'getelementptr' 'x_local_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.32ns)   --->   "store i8 %p_Result_5_i_i, i8* %x_local_5_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 133 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br label %7" [ADSD/Classifier.cpp:26]   --->   Operation 134 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.32ns)   --->   "store i8 %p_Result_5_i_i, i8* %x_local_13_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 135 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %7" [ADSD/Classifier.cpp:26]   --->   Operation 136 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 48, i32 55)" [ADSD/Classifier.cpp:25]   --->   Operation 137 'partselect' 'p_Result_6_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%x_local_6_V_addr = getelementptr [49 x i8]* %x_local_6_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 138 'getelementptr' 'x_local_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%x_local_14_V_addr = getelementptr [49 x i8]* %x_local_14_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 139 'getelementptr' 'x_local_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.32ns)   --->   "store i8 %p_Result_6_i_i, i8* %x_local_6_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 140 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br label %8" [ADSD/Classifier.cpp:26]   --->   Operation 141 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (2.32ns)   --->   "store i8 %p_Result_6_i_i, i8* %x_local_14_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 142 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "br label %8" [ADSD/Classifier.cpp:26]   --->   Operation 143 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 56, i32 63)" [ADSD/Classifier.cpp:25]   --->   Operation 144 'partselect' 'p_Result_7_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%x_local_7_V_addr = getelementptr [49 x i8]* %x_local_7_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 145 'getelementptr' 'x_local_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%x_local_15_V_addr = getelementptr [49 x i8]* %x_local_15_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:26]   --->   Operation 146 'getelementptr' 'x_local_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.32ns)   --->   "store i8 %p_Result_7_i_i, i8* %x_local_7_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 147 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "br label %9" [ADSD/Classifier.cpp:26]   --->   Operation 148 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (2.32ns)   --->   "store i8 %p_Result_7_i_i, i8* %x_local_15_V_addr, align 1" [ADSD/Classifier.cpp:26]   --->   Operation 149 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "br label %9" [ADSD/Classifier.cpp:26]   --->   Operation 150 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_i_i)" [ADSD/Classifier.cpp:28]   --->   Operation 151 'specregionend' 'empty_33' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "br label %0" [ADSD/Classifier.cpp:15]   --->   Operation 152 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_local_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_local_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_norm_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_norm_in_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_norm_in_V_read  (read             ) [ 00000]
StgValue_6        (specinterface    ) [ 00000]
StgValue_7        (specinterface    ) [ 00000]
StgValue_8        (specinterface    ) [ 00000]
StgValue_9        (specinterface    ) [ 00000]
StgValue_10       (specinterface    ) [ 00000]
StgValue_11       (specinterface    ) [ 00000]
StgValue_12       (specinterface    ) [ 00000]
StgValue_13       (specinterface    ) [ 00000]
StgValue_14       (specinterface    ) [ 00000]
StgValue_15       (specinterface    ) [ 00000]
StgValue_16       (specinterface    ) [ 00000]
StgValue_17       (specinterface    ) [ 00000]
StgValue_18       (specinterface    ) [ 00000]
StgValue_19       (specinterface    ) [ 00000]
StgValue_20       (specinterface    ) [ 00000]
StgValue_21       (specinterface    ) [ 00000]
StgValue_22       (specinterface    ) [ 00000]
StgValue_23       (specinterface    ) [ 00000]
StgValue_24       (specinterface    ) [ 00000]
StgValue_25       (specinterface    ) [ 00000]
StgValue_26       (specinterface    ) [ 00000]
StgValue_27       (specinterface    ) [ 00000]
StgValue_28       (specinterface    ) [ 00000]
StgValue_29       (specinterface    ) [ 00000]
StgValue_30       (specinterface    ) [ 00000]
StgValue_31       (specinterface    ) [ 00000]
StgValue_32       (specinterface    ) [ 00000]
StgValue_33       (specinterface    ) [ 00000]
StgValue_34       (specinterface    ) [ 00000]
StgValue_35       (specinterface    ) [ 00000]
StgValue_36       (specinterface    ) [ 00000]
StgValue_37       (specinterface    ) [ 00000]
StgValue_38       (specinterface    ) [ 00000]
StgValue_39       (specinterface    ) [ 00000]
StgValue_40       (specinterface    ) [ 00000]
StgValue_41       (specinterface    ) [ 00000]
StgValue_42       (specinterface    ) [ 00000]
StgValue_43       (specinterface    ) [ 00000]
StgValue_44       (specinterface    ) [ 00000]
StgValue_45       (specinterface    ) [ 00000]
StgValue_46       (specinterface    ) [ 00000]
StgValue_47       (specinterface    ) [ 00000]
StgValue_48       (specinterface    ) [ 00000]
StgValue_49       (specinterface    ) [ 00000]
StgValue_50       (specinterface    ) [ 00000]
StgValue_51       (specinterface    ) [ 00000]
StgValue_52       (specinterface    ) [ 00000]
StgValue_53       (specinterface    ) [ 00000]
StgValue_54       (specinterface    ) [ 00000]
StgValue_55       (specinterface    ) [ 00000]
StgValue_56       (specinterface    ) [ 00000]
StgValue_57       (specinterface    ) [ 00000]
StgValue_58       (specinterface    ) [ 00000]
StgValue_59       (specinterface    ) [ 00000]
StgValue_60       (specinterface    ) [ 00000]
StgValue_61       (specinterface    ) [ 00000]
StgValue_62       (specinterface    ) [ 00000]
StgValue_63       (write            ) [ 00000]
StgValue_64       (specinterface    ) [ 00000]
StgValue_65       (specinterface    ) [ 00000]
StgValue_66       (specinterface    ) [ 00000]
StgValue_67       (specinterface    ) [ 00000]
StgValue_68       (specinterface    ) [ 00000]
StgValue_69       (specinterface    ) [ 00000]
StgValue_70       (specinterface    ) [ 00000]
StgValue_71       (specinterface    ) [ 00000]
StgValue_72       (br               ) [ 01110]
i_i_i             (phi              ) [ 00100]
exitcond1_i_i     (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01110]
StgValue_77       (br               ) [ 00000]
tmp               (trunc            ) [ 00110]
tmp_2_cast_i_i    (partselect       ) [ 00110]
StgValue_81       (br               ) [ 00000]
StgValue_82       (br               ) [ 00000]
StgValue_83       (br               ) [ 00000]
StgValue_84       (br               ) [ 00000]
StgValue_85       (br               ) [ 00000]
StgValue_86       (br               ) [ 00000]
StgValue_87       (br               ) [ 00000]
StgValue_88       (br               ) [ 00000]
StgValue_89       (specloopname     ) [ 00000]
tmp_i_i           (specregionbegin  ) [ 00000]
StgValue_91       (specpipeline     ) [ 00000]
empty_32          (read             ) [ 00000]
tmp_data_V        (extractvalue     ) [ 00000]
tmp_1             (trunc            ) [ 00000]
newIndex1_i_i     (zext             ) [ 00000]
x_local_0_V_addr  (getelementptr    ) [ 00000]
x_local_8_V_addr  (getelementptr    ) [ 00000]
StgValue_98       (store            ) [ 00000]
StgValue_99       (br               ) [ 00000]
StgValue_100      (store            ) [ 00000]
StgValue_101      (br               ) [ 00000]
p_Result_1_i_i    (partselect       ) [ 00000]
x_local_1_V_addr  (getelementptr    ) [ 00000]
x_local_9_V_addr  (getelementptr    ) [ 00000]
StgValue_105      (store            ) [ 00000]
StgValue_106      (br               ) [ 00000]
StgValue_107      (store            ) [ 00000]
StgValue_108      (br               ) [ 00000]
p_Result_2_i_i    (partselect       ) [ 00000]
x_local_2_V_addr  (getelementptr    ) [ 00000]
x_local_10_V_addr (getelementptr    ) [ 00000]
StgValue_112      (store            ) [ 00000]
StgValue_113      (br               ) [ 00000]
StgValue_114      (store            ) [ 00000]
StgValue_115      (br               ) [ 00000]
p_Result_3_i_i    (partselect       ) [ 00000]
x_local_3_V_addr  (getelementptr    ) [ 00000]
x_local_11_V_addr (getelementptr    ) [ 00000]
StgValue_119      (store            ) [ 00000]
StgValue_120      (br               ) [ 00000]
StgValue_121      (store            ) [ 00000]
StgValue_122      (br               ) [ 00000]
p_Result_4_i_i    (partselect       ) [ 00000]
x_local_4_V_addr  (getelementptr    ) [ 00000]
x_local_12_V_addr (getelementptr    ) [ 00000]
StgValue_126      (store            ) [ 00000]
StgValue_127      (br               ) [ 00000]
StgValue_128      (store            ) [ 00000]
StgValue_129      (br               ) [ 00000]
p_Result_5_i_i    (partselect       ) [ 00000]
x_local_5_V_addr  (getelementptr    ) [ 00000]
x_local_13_V_addr (getelementptr    ) [ 00000]
StgValue_133      (store            ) [ 00000]
StgValue_134      (br               ) [ 00000]
StgValue_135      (store            ) [ 00000]
StgValue_136      (br               ) [ 00000]
p_Result_6_i_i    (partselect       ) [ 00000]
x_local_6_V_addr  (getelementptr    ) [ 00000]
x_local_14_V_addr (getelementptr    ) [ 00000]
StgValue_140      (store            ) [ 00000]
StgValue_141      (br               ) [ 00000]
StgValue_142      (store            ) [ 00000]
StgValue_143      (br               ) [ 00000]
p_Result_7_i_i    (partselect       ) [ 00000]
x_local_7_V_addr  (getelementptr    ) [ 00000]
x_local_15_V_addr (getelementptr    ) [ 00000]
StgValue_147      (store            ) [ 00000]
StgValue_148      (br               ) [ 00000]
StgValue_149      (store            ) [ 00000]
StgValue_150      (br               ) [ 00000]
empty_33          (specregionend    ) [ 00000]
StgValue_152      (br               ) [ 01110]
StgValue_153      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_local_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_local_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_local_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_local_3_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_local_4_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_local_5_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_local_6_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_local_7_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_local_8_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_local_9_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_local_10_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_local_11_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_local_12_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_local_13_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_local_14_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_local_15_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local_15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_norm_in_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_norm_in_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_norm_in_V_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_norm_in_V_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i24P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="x_norm_in_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_norm_in_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_63_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="0" index="2" bw="24" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_63/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="84" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="0" index="3" bw="8" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_local_0_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_0_V_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="x_local_8_V_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_8_V_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_98_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_100_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_local_1_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_1_V_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="x_local_9_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_9_V_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_105_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_107_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="x_local_2_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_2_V_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_local_10_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_10_V_addr/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_112_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_114_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_local_3_V_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_3_V_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="x_local_11_V_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_11_V_addr/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_119_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_121_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="x_local_4_V_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_4_V_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="x_local_12_V_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_12_V_addr/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_126_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_128_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_local_5_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_5_V_addr/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="x_local_13_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_13_V_addr/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_133_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_135_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_local_6_V_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_6_V_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="x_local_14_V_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_14_V_addr/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_140_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="StgValue_142_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="x_local_7_V_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_7_V_addr/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="x_local_15_V_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_15_V_addr/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="StgValue_147_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="StgValue_149_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_i_i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_i_i_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="exitcond1_i_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_2_cast_i_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="4" slack="0"/>
<pin id="400" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_cast_i_i/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_data_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="84" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="newIndex1_i_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1_i_i/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_1_i_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="0"/>
<pin id="438" dir="0" index="3" bw="5" slack="0"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i_i/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Result_2_i_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i_i/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_3_i_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i_i/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_4_i_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="0"/>
<pin id="474" dir="0" index="3" bw="7" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i_i/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_5_i_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="0" index="3" bw="7" slack="0"/>
<pin id="487" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i_i/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_6_i_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="7" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i_i/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_Result_7_i_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_i_i/3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="exitcond1_i_i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i_i "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_2_cast_i_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="152"><net_src comp="82" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="96" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="96" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="160" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="167" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="96" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="186" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="193" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="96" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="212" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="219" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="96" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="238" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="245" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="264" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="271" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="96" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="96" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="290" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="297" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="96" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="96" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="316" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="323" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="96" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="96" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="342" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="349" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="372" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="372" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="372" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="84" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="372" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="142" pin="8"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="426"><net_src comp="415" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="427"><net_src comp="415" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="428"><net_src comp="415" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="429"><net_src comp="415" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="430"><net_src comp="415" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="431"><net_src comp="415" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="432"><net_src comp="415" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="433"><net_src comp="415" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="440"><net_src comp="98" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="405" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="100" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="102" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="444"><net_src comp="434" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="445"><net_src comp="434" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="452"><net_src comp="98" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="405" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="104" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="456"><net_src comp="446" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="457"><net_src comp="446" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="464"><net_src comp="98" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="405" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="106" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="108" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="468"><net_src comp="458" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="469"><net_src comp="458" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="405" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="110" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="112" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="480"><net_src comp="470" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="481"><net_src comp="470" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="488"><net_src comp="98" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="405" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="114" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="116" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="492"><net_src comp="482" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="493"><net_src comp="482" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="500"><net_src comp="98" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="405" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="118" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="120" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="504"><net_src comp="494" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="505"><net_src comp="494" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="512"><net_src comp="98" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="405" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="122" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="124" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="516"><net_src comp="506" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="517"><net_src comp="506" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="521"><net_src comp="379" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="385" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="530"><net_src comp="391" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="395" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_keep_V | {}
	Port: in_stream_V_strb_V | {}
	Port: in_stream_V_user_V | {}
	Port: in_stream_V_last_V | {}
	Port: in_stream_V_id_V | {}
	Port: in_stream_V_dest_V | {}
	Port: x_local_0_V | {3 }
	Port: x_local_1_V | {3 }
	Port: x_local_2_V | {3 }
	Port: x_local_3_V | {3 }
	Port: x_local_4_V | {3 }
	Port: x_local_5_V | {3 }
	Port: x_local_6_V | {3 }
	Port: x_local_7_V | {3 }
	Port: x_local_8_V | {3 }
	Port: x_local_9_V | {3 }
	Port: x_local_10_V | {3 }
	Port: x_local_11_V | {3 }
	Port: x_local_12_V | {3 }
	Port: x_local_13_V | {3 }
	Port: x_local_14_V | {3 }
	Port: x_local_15_V | {3 }
	Port: x_norm_in_V_out | {1 }
 - Input state : 
	Port: load_data55 : in_stream_V_data_V | {2 }
	Port: load_data55 : in_stream_V_keep_V | {2 }
	Port: load_data55 : in_stream_V_strb_V | {2 }
	Port: load_data55 : in_stream_V_user_V | {2 }
	Port: load_data55 : in_stream_V_last_V | {2 }
	Port: load_data55 : in_stream_V_id_V | {2 }
	Port: load_data55 : in_stream_V_dest_V | {2 }
	Port: load_data55 : x_norm_in_V | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1_i_i : 1
		i : 1
		StgValue_77 : 2
		tmp : 1
		tmp_2_cast_i_i : 1
		StgValue_81 : 2
		StgValue_82 : 2
		StgValue_83 : 2
		StgValue_84 : 2
		StgValue_85 : 2
		StgValue_86 : 2
		StgValue_87 : 2
		StgValue_88 : 2
	State 3
		tmp_1 : 1
		x_local_0_V_addr : 1
		x_local_8_V_addr : 1
		StgValue_98 : 2
		StgValue_100 : 2
		p_Result_1_i_i : 1
		x_local_1_V_addr : 1
		x_local_9_V_addr : 1
		StgValue_105 : 2
		StgValue_107 : 2
		p_Result_2_i_i : 1
		x_local_2_V_addr : 1
		x_local_10_V_addr : 1
		StgValue_112 : 2
		StgValue_114 : 2
		p_Result_3_i_i : 1
		x_local_3_V_addr : 1
		x_local_11_V_addr : 1
		StgValue_119 : 2
		StgValue_121 : 2
		p_Result_4_i_i : 1
		x_local_4_V_addr : 1
		x_local_12_V_addr : 1
		StgValue_126 : 2
		StgValue_128 : 2
		p_Result_5_i_i : 1
		x_local_5_V_addr : 1
		x_local_13_V_addr : 1
		StgValue_133 : 2
		StgValue_135 : 2
		p_Result_6_i_i : 1
		x_local_6_V_addr : 1
		x_local_14_V_addr : 1
		StgValue_140 : 2
		StgValue_142 : 2
		p_Result_7_i_i : 1
		x_local_7_V_addr : 1
		x_local_15_V_addr : 1
		StgValue_147 : 2
		StgValue_149 : 2
		empty_33 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_385           |    0    |    15   |
|----------|------------------------------|---------|---------|
|   icmp   |     exitcond1_i_i_fu_379     |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | x_norm_in_V_read_read_fu_128 |    0    |    0    |
|          |        grp_read_fu_142       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_63_write_fu_134   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_391          |    0    |    0    |
|          |         tmp_1_fu_409         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     tmp_2_cast_i_i_fu_395    |    0    |    0    |
|          |     p_Result_1_i_i_fu_434    |    0    |    0    |
|          |     p_Result_2_i_i_fu_446    |    0    |    0    |
|partselect|     p_Result_3_i_i_fu_458    |    0    |    0    |
|          |     p_Result_4_i_i_fu_470    |    0    |    0    |
|          |     p_Result_5_i_i_fu_482    |    0    |    0    |
|          |     p_Result_6_i_i_fu_494    |    0    |    0    |
|          |     p_Result_7_i_i_fu_506    |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|       tmp_data_V_fu_405      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |     newIndex1_i_i_fu_415     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    26   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| exitcond1_i_i_reg_518|    1   |
|     i_i_i_reg_368    |    7   |
|       i_reg_522      |    7   |
|tmp_2_cast_i_i_reg_531|    6   |
|      tmp_reg_527     |    1   |
+----------------------+--------+
|         Total        |   22   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   22   |    -   |
+-----------+--------+--------+
|   Total   |   22   |   26   |
+-----------+--------+--------+
