module ALUSrcB(ALUSrcB,
in_b,
in_num4, 
in_bit1500SigExt, 
in_bit1500SigExtShiftL2, 
in_bit1500UnsigExt,
in_memoryDataReg,
out);
						
						

	input [2:0] ALUSrcB;
	input [31:0] in_b;
	input [31:0] in_num4;
	input [31:0] in_bit1500SigExt;
	input [31:0] in_bit1500SigExtShiftL2;
	input [31:0] in_bit1500UnsigExt;
	input [31:0] in_memoryDataReg;
	
	output reg [31:0] out;
	
	always @ (in_b or
              in_num4 or 
              in_bit1500SigExt or 
			  in_bit1500SigExtShiftL2 or 
			  in_bit1500UnsigExt or 
			  in_memoryDataReg or 
			  ALUSrcB) 
    
    begin
        case (ALUSrcB)
            3'b000 : out <= in_b;
            3'b001 : out <= in_num4;
            3'b010 : out <= in_bit1500SigExt;
            3'b011 : out <= in_bit1500SigExtShiftL2;
            3'b100 : out <= in_bit1500UnsigExt;
			3'b101 : out <= in_memoryDataReg;
        endcase
    end
endmodule
