INFO: [VRFC 10-163] Analyzing VHDL file "/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
