{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673365727780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673365727795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 16:48:47 2023 " "Processing started: Tue Jan 10 16:48:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673365727795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365727795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 009_adder7seg -c 009_adder7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off 009_adder7seg -c 009_adder7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365727795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673365729845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673365729845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-gate_level " "Found design unit 1: fa-gate_level" {  } { { "fa.vhdl" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744232 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhdl" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa4-behav " "Found design unit 1: fa4-behav" {  } { { "fa4.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744315 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa4 " "Found entity 1: fa4" {  } { { "fa4.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-clkdiv " "Found design unit 1: clkdiv-clkdiv" {  } { { "clkdiv.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/clkdiv.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744410 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/clkdiv.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-arch " "Found design unit 1: hex7seg-arch" {  } { { "hex7seg.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/hex7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744499 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/hex7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main " "Found design unit 1: main-main" {  } { { "main.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744601 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n-bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_n-bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterNbit-arch " "Found design unit 1: counterNbit-arch" {  } { { "counter_N-bit.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/counter_N-bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744687 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterNbit " "Found entity 1: counterNbit" {  } { { "counter_N-bit.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/counter_N-bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1of8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1of8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder1of8-arch " "Found design unit 1: decoder1of8-arch" {  } { { "decoder1of8.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/decoder1of8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744773 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder1of8 " "Found entity 1: decoder1of8" {  } { { "decoder1of8.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/decoder1of8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_quad_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_quad_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_quad_8to1-arch " "Found design unit 1: mux_quad_8to1-arch" {  } { { "mux_quad_8to1.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/mux_quad_8to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_quad_8to1 " "Found entity 1: mux_quad_8to1" {  } { { "mux_quad_8to1.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/mux_quad_8to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_pwm-servo_pwm_a " "Found design unit 1: servo_pwm-servo_pwm_a" {  } { { "servo_pwm.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/servo_pwm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744947 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_pwm " "Found entity 1: servo_pwm" {  } { { "servo_pwm.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/servo_pwm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365744947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365744947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-uart_rx_arch " "Found design unit 1: uart_rx-uart_rx_arch" {  } { { "uart_rx.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365745034 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/uart_rx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365745034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365745034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_buffer-rx_buffer_arch " "Found design unit 1: rx_buffer-rx_buffer_arch" {  } { { "rx_buffer.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/rx_buffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365745121 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_buffer " "Found entity 1: rx_buffer" {  } { { "rx_buffer.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/rx_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365745121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365745121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673365745410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_buffer rx_buffer:rxBuffer1 " "Elaborating entity \"rx_buffer\" for hierarchy \"rx_buffer:rxBuffer1\"" {  } { { "main.vhd" "rxBuffer1" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr rx_buffer.vhd(28) " "VHDL Process Statement warning at rx_buffer.vhd(28): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx_buffer.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/rx_buffer.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673365745623 "|main|rx_buffer:rxBuffer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uartRx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uartRx\"" {  } { { "main.vhd" "uartRx" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa4 fa4:adder4bit " "Elaborating entity \"fa4\" for hierarchy \"fa4:adder4bit\"" {  } { { "main.vhd" "adder4bit" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa fa4:adder4bit\|fa:fa1 " "Elaborating entity \"fa\" for hierarchy \"fa4:adder4bit\|fa:fa1\"" {  } { { "fa4.vhd" "fa1" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa4.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clkdiv1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clkdiv1\"" {  } { { "main.vhd" "clkdiv1" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_quad_8to1 mux_quad_8to1:quadMux " "Elaborating entity \"mux_quad_8to1\" for hierarchy \"mux_quad_8to1:quadMux\"" {  } { { "main.vhd" "quadMux" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:hex7seg1 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:hex7seg1\"" {  } { { "main.vhd" "hex7seg1" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365745966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterNbit counterNbit:seg2bitCounter " "Elaborating entity \"counterNbit\" for hierarchy \"counterNbit:seg2bitCounter\"" {  } { { "main.vhd" "seg2bitCounter" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365746013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder1of8 decoder1of8:segDecoder " "Elaborating entity \"decoder1of8\" for hierarchy \"decoder1of8:segDecoder\"" {  } { { "main.vhd" "segDecoder" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365746058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_pwm servo_pwm:servoPWM1 " "Elaborating entity \"servo_pwm\" for hierarchy \"servo_pwm:servoPWM1\"" {  } { { "main.vhd" "servoPWM1" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365746105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673365747330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673365747891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673365748600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673365748600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673365749014 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673365749014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673365749014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673365749014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673365749155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 16:49:09 2023 " "Processing ended: Tue Jan 10 16:49:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673365749155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673365749155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673365749155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365749155 ""}
