/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 * Filename:
 * ---------
 * nvram_editor_data_item.h
 *
 * Project:
 * --------
 *   Maui
 *
 * Description:
 * ------------
 *   This file is intends for NVRAM editor.
 *
 * Author:
 * -------
 * -------
 *
 *==============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *==============================================================================
 ****************************************************************************/

#ifndef NVRAM_EDTIOR_DATA_ITEM_SYSTEM_H
#define NVRAM_EDTIOR_DATA_ITEM_SYSTEM_H

#ifndef NVRAM_NOT_PRESENT
/*****************************************************************************
* Include
*****************************************************************************/
#include "kal_general_types.h"
#include "global_type.h"
#include "svc_sap.h"
#include "nvram_group_editor.h"

#if defined(__PCORE__)
#ifdef GEN_FOR_PC
#include "m12190_pcore.h"
#include "l1cal.h"
#include "batparm.h"
#if defined(__WIFI_SUPPORT__)
#include "wndrv_cal.h"
#endif
#include "sysconf_statistics.h" /* stack_statistics_struct */
#endif
#endif /* __PCORE__ */


#ifndef __L1_STANDALONE__
#include "device.h"

#endif /* __L1_STANDALONE__ */

#include "ps_public_enum.h" /* MAX_PDP_ADDR_LEN */
#include "ps_public_struct.h"  /* rtc_alarm_info_struct */
#include "nvram_data_items.h"
#include "custom_nvram_sec.h"

#include "adc_cali.h"
#include "ul1_nvram_def.h"
#include "el1_custom_nvram_def.h"

#if defined(__PCORE__)
#ifdef __HMU_ENABLE__
#include "hmu_conf_data.h"
#endif
#ifdef __GAIN_TABLE_SUPPORT__
#include "gain_table.h"
#endif /* __GAIN_TABLE_SUPPORT__ */
#endif

#include "gmss_md1_md3_common.h"

/*****************************************************************************
 *
 * Constant value used in structure
 *
 *****************************************************************************/


/*****************************************************************************
 *
 * Verno of Data Item
 *
 *****************************************************************************/

/* verno of data items */
#define  NVRAM_EF_SYS_LID_VERNO                              "000"
#define  NVRAM_EF_BRANCH_VERNO_LID_VERNO                     "000"
#define  NVRAM_EF_FLAVOR_VERNO_LID_VERNO                     "001"
#define  NVRAM_EF_CUSTPACK_VERNO_LID_VERNO                   "000"
#define  NVRAM_EF_SECUPACK_VERNO_LID_VERNO                   "001"
#define  NVRAM_EF_NVRAM_CONFIG_LID_VERNO                     "000"
#define  NVRAM_EF_SYS_STATISTICS_LID_VERNO                   "000"
#define  NVRAM_EF_IMPT_COUNTER_LID_VERNO                     "000"
#define  NVRAM_EF_L1_SYS_STATISTICS_LID_VERNO                "000"

#define  NVRAM_EF_L1_AGCPATHLOSS_LID_VERNO                   "002"
#define  NVRAM_EF_L1_RAMPTABLE_GSM850_LID_VERNO              "002"
#define  NVRAM_EF_L1_RAMPTABLE_GSM900_LID_VERNO              "002"
#define  NVRAM_EF_L1_RAMPTABLE_DCS1800_LID_VERNO             "002"
#define  NVRAM_EF_L1_RAMPTABLE_PCS1900_LID_VERNO             "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID_VERNO         "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID_VERNO         "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_LID_VERNO        "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID_VERNO        "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID_VERNO    "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID_VERNO    "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID_VERNO   "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID_VERNO   "002"
#define  NVRAM_EF_L1_AFCDATA_LID_VERNO                       "002"
#define  NVRAM_EF_L1_TXIQ_LID_VERNO                          "004"
#define  NVRAM_EF_L1_RFSPECIALCOEF_LID_VERNO                 "006"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID_VERNO         "002"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID_VERNO         "002"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID_VERNO        "002"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID_VERNO        "002"
#define  NVRAM_EF_L1_CRYSTAL_AFCDATA_LID_VERNO               "003"
#define  NVRAM_EF_L1_CRYSTAL_CAPDATA_LID_VERNO               "002"
        /*Chuwei: for TX power rollback*/
#define  NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID_VERNO  "000"
#define  NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_LID_VERNO  "000"
/*for TX power control*/
#define  NVRAM_EF_L1_GMSK_TXPC_LID_VERNO                     "000"
#define  NVRAM_EF_L1_EPSK_TXPC_LID_VERNO                     "000"
/*for LNA Middle/Low mode*/
#define  NVRAM_EF_L1_LNAPATHLOSS_LID_VERNO                   "000"
#define  NVRAM_EF_L1_2G_RF_PARAMETER_LID_VERNO               "001"
/*for Temperature ADC*/
#define  NVRAM_EF_L1_TEMPERATURE_ADC_LID_VERNO               "000"
/*for CLoad freq offset*/
#define  NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID_VERNO             "000"
/*for TX gain rf cal */
#define  NVRAM_EF_L1_GAINRF_LID_VERNO                        "000"
/*for MIPI NVRAM CTRL TABLE */
#if defined(__2G_MIPI_MULTI_PA_DATA_SUPPORT__)
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID_VERNO         "001"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID_VERNO         "001"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID_VERNO        "001"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID_VERNO        "001"
#else
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID_VERNO         "000"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID_VERNO         "000"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID_VERNO        "000"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID_VERNO        "000"
#endif
#define NVRAM_EF_L1_CUSTOM_BAND_SUPPORT_LID_VERNO            "000"
/* for 2g Tx power Offset */
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID_VERNO    "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID_VERNO    "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID_VERNO       "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID_VERNO       "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID_VERNO    "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID_VERNO    "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID_VERNO       "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID_VERNO       "000"
/*for 2G RF cal */
#define  NVRAM_EF_L1_RFC_LID_VERNO                           "000"
/* for 2G TAS */
#define NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID_VERNO             "000"
#define NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID_VERNO               "000"
#define NVRAM_EF_L1_TAS_ANT_INIT_PARAMES_LID_VERNO           "000"
/* for 2g Rx power Offset */
#define  NVRAM_EF_L1_2G_RF_RX_PARAMETER_EXT_LID_VERNO        "000"
#define  NVRAM_EF_L1_AGCPATHLOSS_OFFSET_LID_VERNO            "000"
/* for 2g DAT */
#define NVRAM_EF_L1_DAT_CUSTOM_FE_ROUTE_PARAMES_LID_VERNO    "000"
#define NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_A_PARAMES_LID_VERNO    "000"
#define NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_B_PARAMES_LID_VERNO    "000"


// #define NVRAM_EF_UL1_TEMP_DAC_LID_VERNO                      "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND1_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND2_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND3_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND4_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND5_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND6_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND7_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND8_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND9_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND10_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND11_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND19_LID_VERNO               "000"
// #define NVRAM_EF_UL1_TXDAC_BAND1_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND2_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND3_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND4_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND5_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND6_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND7_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND8_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND9_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND10_LID_VERNO                  "000"
// #define NVRAM_EF_UL1_TXDAC_BAND11_LID_VERNO                  "000"
// #define NVRAM_EF_UL1_TXDAC_BAND19_LID_VERNO                  "000"

#ifdef __LTE_RAT__
/** EL1 RF Calibration */
#define NVRAM_EF_EL1_CTRL_REG_RW_LID_VERNO                             "000"
#define NVRAM_EF_EL1_DSPLOGFILTER_LID_VERNO                            "000"
#define NVRAM_EF_EL1_FREQADJTBL_LID_VERNO                              "000"

/** EL1D RF RX RSSI Table */
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_0THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_1STBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_2NDBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_3RDBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_4THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_5THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_6THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_7THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_8THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_9THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_10THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_11THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_12THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_13THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_14THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_15THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_16THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_17THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_18THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_19THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_20THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_21THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_22THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_23THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_24THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_25THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_26THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_27THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_28THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_29THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_30THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_31THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_32THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_33THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_34THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_35THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_36THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_37THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_38THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_39THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_40THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_41THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_42THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_43THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_44THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_45THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_46THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_47THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_48THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_49THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_50THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_51THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_52THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_53THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_54THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_55THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_56THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_57THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_58THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_59THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_60THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_61THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_62THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_63THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_96THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_97THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_98THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_99THROUTE_LID_VERNO             "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_100THROUTE_LID_VERNO            "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_101THROUTE_LID_VERNO            "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_102THROUTE_LID_VERNO            "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_103THROUTE_LID_VERNO            "000"

/** EL1D RF Tx DAC */
#define NVRAM_EF_EL1_TXDAC_0THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_1STBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_2NDBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_3RDBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_4THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_5THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_6THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_7THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_8THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_9THBAND_LID_VERNO                           "000"
#define NVRAM_EF_EL1_TXDAC_10THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_11THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_12THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_13THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_14THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_15THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_16THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_17THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_18THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_19THBAND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXDAC_20THBAND_LID_VERNO                          "000"

/** EL1D RF Tx PA OCT level */
#define NVRAM_EF_EL1_TXPAOCTLEV_0THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_1STBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_2NDBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_3RDBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_4THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_5THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_6THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_7THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_8THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_9THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_10THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_11THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_12THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_13THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_14THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_15THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_16THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_17THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_18THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_19THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_20THBAND_LID_VERNO                     "000"

/** EL1 POWER ON Calibration */
#define NVRAM_EF_EL1_PWRONCAL_0THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_1STBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_2NDBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_3RDBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_4THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_5THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_6THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_7THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_8THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_9THBAND_LID_VERNO                        "000"
#define NVRAM_EF_EL1_PWRONCAL_10THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_11THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_12THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_13THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_14THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_15THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_16THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_17THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_18THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_19THBAND_LID_VERNO                       "000" 
#define NVRAM_EF_EL1_PWRONCAL_20THBAND_LID_VERNO                       "000" 

#define NVRAM_EF_EL1_PWRONCAL_LTE_B40_TX_SUBBAND_LID_VERNO             "000"
#define NVRAM_EF_EL1_PWRONCAL_LTE_B41_TX_SUBBAND_LID_VERNO             "000"

/** EL1 2nd POWER ON Calibration */
#define NVRAM_EF_EL1_2ND_PWRONCAL_0THBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_2ND_PWRONCAL_1STBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_2ND_PWRONCAL_2NDBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_2ND_PWRONCAL_3RDBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_2ND_PWRONCAL_4THBAND_LID_VERNO                    "000"

/** EL1D RF Tx ET */
#define NVRAM_EF_EL1_ETVINLUTDATA_0THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_1STBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_2NDBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_3RDBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_4THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_5THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_6THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_7THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_8THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_9THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_10THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_11THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_12THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_13THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_14THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_15THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_16THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_17THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_18THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_19THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_ETVINLUTDATA_20THBAND_LID_VERNO                   "001"

/** EL1D RF General Parammeters */
#define NVRAM_EF_EL1_ETCOMPPARAM_LID_VERNO                             "001"
#define NVRAM_EF_EL1_TEMPERATUREDAC_LID_VERNO                          "000"
#define NVRAM_EF_EL1_MPRADJTBL_LID_VERNO                               "000"
#if defined(__UL64QAM__)
#define NVRAM_EF_EL1_MPRADJTBL_64QAM_LID_VERNO                         "000"
#endif
#define NVRAM_EF_EL1_AMPRADJTBL_LID_VERNO                              "002"

/** EL1D RF Customization data */
#define NVRAM_EF_EL1_BAND_INDICATOR_LID_VERNO                          "000"
#ifdef __BAND_EXTENSION_SUPPORT__
#define NVRAM_EF_EL1_CA_BAND_INDICATOR_LID_VERNO                       "002"
#else
#define NVRAM_EF_EL1_CA_BAND_INDICATOR_LID_VERNO                       "001"
#endif
#define NVRAM_EF_EL1_RX_PDATABASE_LID_VERNO                            "000"
#define NVRAM_EF_EL1_TX_PDATABASE_LID_VERNO                            "000"
#define NVRAM_EF_EL1_RF_RXIO_LID_VERNO                                 "000"
#define NVRAM_EF_EL1_RF_TXIO_LID_VERNO                                 "000"
#define NVRAM_EF_EL1_RF_FRONT_END_USAGE_TABLE_LID_VERNO                "001"
#define NVRAM_EF_EL1_ANT_PDATABASE_LID_VERNO                           "001"

/** 4G reuse 2G PA VPA source data */
#define NVRAM_EF_EL1_VPA_CONFIG_DATABASE_LID_VERNO                     "000"

/* RF BPI event offset */
#define NVRAM_EF_EL1_RXON_BPIOFFSET_LID_VERNO                          "000"
#define NVRAM_EF_EL1_TXON_BPIOFFSET_LID_VERNO                          "000"
#define NVRAM_EF_EL1_RXOFF_BPIOFFSET_LID_VERNO                         "000"
#define NVRAM_EF_EL1_TXOFF_BPIOFFSET_LID_VERNO                         "000"

/* Dynamic Radio-setting Dedicated Image (DRDI) */
#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID_VERNO               "000"

/* Single ANT Feature */
#define NVRAM_EF_EL1_RF_RX_PATH_CONFIG_LID_VERNO                       "000"

/* Single ANT Feature for SCC */
#define NVRAM_EF_EL1_RF_RX_PATH_S_CONFIG_LID_VERNO                     "000"

/* AMPR Special handle case Feature */
#define NVRAM_EF_EL1_AMPR_VZW_FEATURE_LID_VERNO                        "001"

/* MIPI Feature */
#define NVRAM_EF_EL1_MIPI_FEATURE_LID_VERNO                            "000"

#define NVRAM_EF_EL1_MIPI_RX_EVENT_0THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_1STBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_2NDBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_3RDBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_4THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_5THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_6THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_7THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_8THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_9THBAND_LID_VERNO                   "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_10THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_11THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_12THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_13THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_14THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_15THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_16THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_17THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_18THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_19THBAND_LID_VERNO                  "006"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_20THBAND_LID_VERNO                  "006"

#define NVRAM_EF_EL1_MIPI_TX_EVENT_0THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_1STBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_2NDBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_3RDBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_4THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_5THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_6THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_7THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_8THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_9THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_10THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_11THBAND_LID_VERNO                  "002"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_12THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_13THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_14THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_15THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_16THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_17THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_18THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_19THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_20THBAND_LID_VERNO                  "001"

#define NVRAM_EF_EL1_MIPI_TPC_EVENT_0THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_1STBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_2NDBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_3RDBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_4THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_5THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_6THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_7THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_8THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_9THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_10THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_11THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_12THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_13THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_14THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_15THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_16THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_17THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_18THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_19THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_20THBAND_LID_VERNO                 "001"

#define NVRAM_EF_EL1_MIPI_RX_DATA_0THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_1STBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_2NDBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_3RDBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_4THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_5THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_6THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_7THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_8THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_9THBAND_LID_VERNO                    "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_10THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_11THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_12THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_13THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_14THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_15THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_16THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_17THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_18THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_19THBAND_LID_VERNO                   "004"
#define NVRAM_EF_EL1_MIPI_RX_DATA_20THBAND_LID_VERNO                   "004"

#define NVRAM_EF_EL1_MIPI_TX_DATA_0THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_1STBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_2NDBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_3RDBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_4THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_5THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_6THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_7THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_8THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_9THBAND_LID_VERNO                    "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_10THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_11THBAND_LID_VERNO                   "002"
#define NVRAM_EF_EL1_MIPI_TX_DATA_12THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_13THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_14THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_15THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_16THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_17THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_18THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_19THBAND_LID_VERNO                   "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_20THBAND_LID_VERNO                   "001"

#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_0THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_1STBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_2NDBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_3RDBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_4THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_5THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_6THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_7THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_8THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_9THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_10THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_11THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_12THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_13THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_14THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_15THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_16THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_17THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_18THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_19THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_20THBAND_LID_VERNO       "001"

/*** MIPI BYPASS Feature ***/
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_0THBAND_LID_VERNO            "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_1STBAND_LID_VERNO            "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_2NDBAND_LID_VERNO            "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_3RDBAND_LID_VERNO            "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_4THBAND_LID_VERNO            "001"

#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_0THBAND_LID_VERNO           "002"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_1STBAND_LID_VERNO           "002"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_2NDBAND_LID_VERNO           "002"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_3RDBAND_LID_VERNO           "002"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_4THBAND_LID_VERNO           "002"

#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_0THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID_VERNO "001"

#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_0THBAND_LID_VERNO             "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_1STBAND_LID_VERNO             "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_2NDBAND_LID_VERNO             "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_3RDBAND_LID_VERNO             "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_4THBAND_LID_VERNO             "001"

//#if defined(__TAS_SUPPORT__)
/* Transmit Antenna Selection Feature */
#define NVRAM_EF_EL1_TAS_PARAMETER_LID_VERNO                           "000"
   #if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)
#define NVRAM_EF_EL1_TAS_OTHER_LID_VERNO                               "000"
   #endif
   #if defined (__TAS_ANTENNA_IDX_ON_TEST_SIM__)
#define NVRAM_EF_EL1_TAS_INIT_IND_LID_VERNO                            "000"
   #endif
//#endif

/* DAT Feature */
#define NVRAM_EF_EL1_DAT_FEATURE_ENABLE_LID_VERNO                      "000"
#define NVRAM_EF_EL1_DAT_ROUTE_DATABASE_LID_VERNO                      "000"
#define NVRAM_EF_EL1_DAT_LINKAGE_DATABASE_LID_VERNO                    "000"

/* Split Band Feature */
#define NVRAM_EF_EL1_SPLIT_BAND_IND_LID_VERNO                          "000"
#define NVRAM_EF_EL1_SPLIT_RFDATABASE_LID_VERNO                        "000"

/*Partial Band Feature*/
#define NVRAM_EF_EL1_PARTIAL_BAND_IND_LID_VERNO                        "000"

/* Bypass Mode Feature */
#define NVRAM_EF_EL1_BYPASS_BAND_IND_LID_VERNO                         "000"
#define NVRAM_EF_EL1_BYPASS_RFDATABASE_LID_VERNO                       "000"

/* HRM Mode Feature */
#define NVRAM_EF_EL1_TX_HRM_BAND_IND_LID_VERNO                         "000"
#define NVRAM_EF_EL1_TX_HRM_TXDAC_0THBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_TX_HRM_TXDAC_1STBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_TX_HRM_TXDAC_2NDBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_TX_HRM_TXDAC_3RDBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_TX_HRM_TXDAC_4THBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_0THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_1STBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_2NDBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_3RDBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_4THBAND_LID_VERNO               "000"

#if IS_4G_TX_POWER_OFFSET_SUPPORT || IS_4G_SAR_TX_POWER_OFFSET_SUPPORT
#define NVRAM_EF_EL1_TX_POWER_OFFSET_0THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_1STBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_2NDBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_3RDBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_4THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_5THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_6THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_7THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_8THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_9THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_10THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_11THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_12THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_13THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_14THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_15THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_16THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_17THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_18THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_19THBAND_LID_VERNO                "001"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_20THBAND_LID_VERNO                "001"
#endif

#define NVRAM_EF_EL1_TX_POWER_BACKOFF_LID_VERNO                        "000"

#define NVRAM_EF_EL1_BYPASS_TXDAC_0THBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_BYPASS_TXDAC_1STBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_BYPASS_TXDAC_2NDBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_BYPASS_TXDAC_3RDBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_BYPASS_TXDAC_4THBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_0THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_1STBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_2NDBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_3RDBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_4THBAND_LID_VERNO               "000"
#if IS_4G_HPUE_FEATURE_SUPPORT
#define NVRAM_EF_EL1_AMPR_NS04_HPUE_LID_VERNO                        "000"
#endif

#if (IS_4G_DPD_SUPPORT || IS_4G_CIM3_SUPPORT)
/* DPD Feature */
#define NVRAM_EF_EL1_DPD_FEATURE_LID_VERNO                            "000"
                                                                      
/** EL1D RF Tx DPD DAC */                                             
#define NVRAM_EF_EL1_TXDPDDAC_0THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_1STBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_2NDBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_3RDBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_4THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_5THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_6THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_7THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_8THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_9THBAND_LID_VERNO                       "000"
#define NVRAM_EF_EL1_TXDPDDAC_10THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_11THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_12THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_13THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_14THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_15THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_16THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_17THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_18THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_19THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TXDPDDAC_20THBAND_LID_VERNO                      "000"
                                                                      
/** EL1D RF Tx DPD PA OCT level */                                    
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_0THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_1STBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_2NDBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_3RDBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_4THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_5THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_6THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_7THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_8THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_9THBAND_LID_VERNO                  "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_10THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_11THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_12THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_13THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_14THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_15THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_16THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_17THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_18THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_19THBAND_LID_VERNO                 "001"
#define NVRAM_EF_EL1_TXDPDPAOCTLEV_20THBAND_LID_VERNO                 "001"
                                                                      
#define NVRAM_EF_EL1_DPD_TPC_EVENT_0THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_1STBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_2NDBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_3RDBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_4THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_5THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_6THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_7THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_8THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_9THBAND_LID_VERNO                  "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_10THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_11THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_12THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_13THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_14THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_15THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_16THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_17THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_18THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_19THBAND_LID_VERNO                 "000"     
#define NVRAM_EF_EL1_DPD_TPC_EVENT_20THBAND_LID_VERNO                 "000"     
                                                                            
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_0THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_1STBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_2NDBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_3RDBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_4THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_5THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_6THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_7THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_8THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_9THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_10THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_11THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_12THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_13THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_14THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_15THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_16THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_17THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_18THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_19THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_20THBAND_LID_VERNO       "000"

#define NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_0THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_1STBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_2NDBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_3RDBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_4THBAND_LID_VERNO           "000"

#define NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_0THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID_VERNO "000"

#define NVRAM_EF_EL1_BYPASS_TXDPDDAC_0THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_BYPASS_TXDPDDAC_1STBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_BYPASS_TXDPDDAC_2NDBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_BYPASS_TXDPDDAC_3RDBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_BYPASS_TXDPDDAC_4THBAND_LID_VERNO                "000"
                                                                      
#define NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_0THBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_1STBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_2NDBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_3RDBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_4THBAND_LID_VERNO           "001"

/* DPD HRM Mode Feature */
#define NVRAM_EF_EL1_TX_HRM_TXDPDDAC_0THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TX_HRM_TXDPDDAC_1STBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TX_HRM_TXDPDDAC_2NDBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TX_HRM_TXDPDDAC_3RDBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TX_HRM_TXDPDDAC_4THBAND_LID_VERNO                "000"

#define NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_0THBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_1STBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_2NDBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_3RDBAND_LID_VERNO           "001"
#define NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_4THBAND_LID_VERNO           "001"

#endif

#if IS_4G_DPD_SUPPORT
#define NVRAM_EF_EL1_DPD_BAND_INDICATOR_LID_VERNO                       "000"

#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_0THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_1THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_2THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_3THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_4THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_5THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_6THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_7THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_8THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_9THBAND_LID_VERNO        "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_10THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_11THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_12THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_13THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_14THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_15THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_16THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_17THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_18THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_19THBAND_LID_VERNO       "001"
#define NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_20THBAND_LID_VERNO       "001"

#define NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_0THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_1THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_2THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_3THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_4THBAND_LID_VERNO "001"
                                                                        
#define NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_0THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_1THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_2THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_3THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_4THBAND_LID_VERNO "001"

#if IS_DPD_LUT_SIZE_GAIN_NUM_40

   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_GROUP_A_LID_VERNO    "000" 
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_GROUP_C_LID_VERNO    "000"     
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_GROUP_C_LID_VERNO   "000"
   
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_GROUP_A_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_GROUP_B_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_GROUP_C_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_GROUP_C_LID_VERNO   "000"

   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_GROUP_A_LID_VERNO   "000" 
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_GROUP_C_LID_VERNO   "000"     
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_GROUP_C_LID_VERNO   "000"
                                                                          
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_GROUP_C_LID_VERNO   "000"
                                                                              
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_GROUP_C_LID_VERNO   "000"
                                                                               
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_GROUP_C_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_GROUP_A_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_GROUP_B_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_GROUP_C_LID_VERNO   "000"

#elif IS_DPD_LUT_SIZE_GAIN_NUM_8_OR_16

   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_LID_VERNO   "000"
   
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_LID_VERNO    "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_LID_VERNO   "000"   

   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_LID_VERNO   "000"            

   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_LID_VERNO   "000"

   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_LID_VERNO   "000"            

   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_LID_VERNO   "000"
   #define NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_LID_VERNO   "000"

#endif

#endif

#if IS_4G_CIM3_SUPPORT

/* CIM3 Feature */
#define NVRAM_EF_EL1_CIM3_FEATURE_LID_VERNO                              "000"
#define NVRAM_EF_EL1_CIM3_BAND_INDICATOR_LID_VERNO                       "000"

#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_0THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_1THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_2THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_3THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_4THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_5THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_6THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_7THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_8THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_9THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_10THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_11THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_12THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_13THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_14THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_15THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_16THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_17THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_18THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_19THBAND_LID_VERNO       "000"
#define NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_20THBAND_LID_VERNO       "000"

#define NVRAM_EF_EL1_CIM3_FAC_LUT_0THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_1THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_2THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_3THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_4THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_5THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_6THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_7THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_8THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_9THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_10THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_11THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_12THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_13THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_14THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_15THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_16THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_17THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_18THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_19THBAND_LID_VERNO          "000"
#define NVRAM_EF_EL1_CIM3_FAC_LUT_20THBAND_LID_VERNO          "000"

#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_0THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_1THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_2THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_3THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_4THBAND_LID_VERNO        "000"

#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_0THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_1THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_2THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_3THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_4THBAND_LID_VERNO                      "000"

#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_0THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_1THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_2THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_3THBAND_LID_VERNO        "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_4THBAND_LID_VERNO        "000"
                                                                                     
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_0THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_1THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_2THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_3THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_4THBAND_LID_VERNO                      "000"

#endif

#if IS_4G_PCFE_SA_TUNE_PARA_SUPPORT || IS_4G_DPD_SUPPORT
#define NVRAM_EF_EL1_PCFE_SA_TUNE_CUSTOM_PARA_LID_VERNO       "001"
#define NVRAM_EF_EL1_PCFE_DPD_CIM3_OTFC_TUNE_PARA_LID_VERNO   "006"
#endif

/** EL1D Feature */
#define NVRAM_EF_EL1D_FEATURE_LID_VERNO                       "001"

#define NVRAM_EF_EL1_ET_COMP_PARAM_0THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_1THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_2THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_3THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_4THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_5THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_6THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_7THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_8THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_9THBAND_LID_VERNO                      "000"
#define NVRAM_EF_EL1_ET_COMP_PARAM_10THBAND_LID_VERNO                     "000"                   
#define NVRAM_EF_EL1_ET_COMP_PARAM_11THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_12THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_13THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_14THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_15THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_16THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_17THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_18THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_19THBAND_LID_VERNO                     "000"                  
#define NVRAM_EF_EL1_ET_COMP_PARAM_20THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_0THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_1THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_2THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_3THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_4THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_0THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_1THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_2THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_3THBAND_LID_VERNO               "000"
#define NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_4THBAND_LID_VERNO               "000"

#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_0THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_1THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_2THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_3THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_4THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_5THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_6THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_7THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_8THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_9THBAND_LID_VERNO                     "000"
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_10THBAND_LID_VERNO 	                  "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_11THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_12THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_13THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_14THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_15THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_16THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_17THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_18THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_19THBAND_LID_VERNO                    "000"                       
#define NVRAM_EF_EL1_ET_VIN_LUT_TBL_20THBAND_LID_VERNO                    "000"
#define NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_0THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_1THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_2THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_3THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_4THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_0THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_1THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_2THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_3THBAND_LID_VERNO              "000"
#define NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_4THBAND_LID_VERNO              "000"

#endif //end of #ifdef __LTE_RAT__

/*** MMRF Related Nvram Items ***/
#define NVRAM_EF_MML1_RF_PARAMETER_LID_VERNO                 "001"
#if defined(__ABB_TXDAC_CAL_ONLY_IN_FIRST_BOOT__)
#define NVRAM_EF_MML1_ABB_TXDAC_CAL_LID_VERNO                "000"
#endif
#define NVRAM_EF_MML1_MIPI_INITIAL_CW_LID_VERNO              "000"
#define NVRAM_EF_MML1_MIPI_USID_CHANGE_LID_VERNO             "000"
#ifdef __RF_DRDI_CAPABILITY_SUPPORT__
#define NVRAM_EF_MML1_CUSTOM_DYNAMIC_INIT_LID_VERNO          "000"
#endif
#define NVRAM_EF_MML1_CRYSTAL_LID_VERNO                      "000"
#define NVRAM_EF_MML1_GPS_CO_TMS_DATA_LID_VERNO              "000"

#if defined(__TX_POWER_OFFSET_SUPPORT__) || defined(__SAR_TX_POWER_BACKOFF_SUPPORT__)
#define NVRAM_EF_MML1_TXPOWEROFFSET_LID_VERNO                "000"
#endif

#define NVRAM_EF_MML1_MIPI_HW_CHECK_LID_VERNO                "000"

#define  NVRAM_EF_WNDRV_MAC_ADDRESS_LID_VERNO                "000"
#define  NVRAM_EF_WNDRV_TX_POWER_2400M_LID_VERNO             "010"
#define  NVRAM_EF_WNDRV_TX_POWER_5000M_LID_VERNO             "020"
#define  NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID_VERNO              "030"
#define  NVRAM_EF_WNDRV_TX_ALC_POWER_LID_VERNO               "040"
#define  NVRAM_EF_WNDRV_ALC_SLOPE_LID_VERNO                  "050"
#define  NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_LID_VERNO    "060"
#define  NVRAM_EF_WNDRV_TPCFF_LID_VERNO      "000"

#define	NVRAM_EF_BTRADIO_RFMD3500_LID_VERNO                  "001"
#define	NVRAM_EF_BTRADIO_MT6601_LID_VERNO                    "002"
#define NVRAM_EF_BTRADIO_MT6611_LID_VERNO                    "002"
//#define NVRAM_EF_BTRADIO_MT6612_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6616_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6236_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6256_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6276_LID_VERNO                    "000"
#define NVRAM_EF_BTRADIO_MTK_BT_CHIP_LID_VERNO               "000"

#ifdef __BAND_EXTENSION_SUPPORT__
#define  NVRAM_EF_AS_BAND_SETTING_LID_VERNO                  "001"
#else
#define  NVRAM_EF_AS_BAND_SETTING_LID_VERNO                  "000"
#endif
#define  NVRAM_EF_EQ_PLMN_LID_VERNO                          "000"
#define  NVRAM_EF_BAND_INFO_LID_VERNO                        "000"
#define  NVRAM_EF_GAS_WORKING_BAND_INFO_LID_VERNO            "000"
#define  NVRAM_EF_TST_FILTER_LID_VERNO                       "003"
#define  NVRAM_EF_DHL_FILTER_LID_VERNO                       "000"
#define  NVRAM_EF_DSP_FILTER_LID_VERNO                       "000"
#define  NVRAM_EF_GAS_CSG_FINGERPRINT_LID_VERNO              "000"

#define NVRAM_EF_SIM_ASSERT_LID_VERNO                        "000"
#define NVRAM_EF_RTC_DATA_LID_VERNO                          "000"

#define NVRAM_EF_NET_PAR_LID_VERNO                           "011"

#ifdef __BAND_BLOCK__
#define NVRAM_EF_BAND_BLOCK_LID_VERNO                        "001"
#endif

#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
#define NVRAM_EF_PREV_VISITED_CELL_INFO_LID_VERNO            "000"
#define NVRAM_EF_UE_CSG_LIST_LID_VERNO                       "000"
#endif

#define NVRAM_EF_L1_3G_CAL_DATA_LID_VERNO                    "000"
#define NVRAM_EF_FLC_STATISTICS_LID_VERNO                    "000"
#if defined (__E_COMPASS_SENSOR_SUPPORT__)
#define NVRAM_EF_ECOMPASS_DATA_LID_VERNO                     "000"
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */
/*DRM*/
#define NVRAM_EF_DRM_SETTING_LID_VERNO                  "002"
#define NVRAM_EF_DRM_STIME_LID_VERNO                    "002"
#define NVRAM_EF_DRM_CERPATH_LID_VERNO                  "001"

//#define NVRAM_EF_ADC_LID_VERNO                              "000"
#define NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_LID_VERNO       "000"
#define NVRAM_EF_BARCODE_NUM_LID_VERNO                      "001"
#define NVRAM_EF_CAL_FLAG_LID_VERNO                         "000"
#define NVRAM_EF_CAL_DATA_CHECK_LID_VERNO                   "000"
#define NVRAM_EF_GPS_SETTING_DATA_LID_VERNO                 "000"
#define NVRAM_EF_MNL_SETTING_DATA_LID_VERNO                 "000"
/* UEM*/

#define NVRAM_EF_PORT_SETTING_LID_VERNO                     "004"
#define NVRAM_EF_BWCS_SETTING_DATA_LID_VERNO                "000"



#define NVRAM_EF_NVRAM_MSP_TEST_LID_VERNO               "000"
#define NVRAM_EF_NVRAM_UNIT_TEST_LID_VERNO              "000"


// RF Calibration history NVRAM items
#ifdef __TC01__
#define NVRAM_EF_RF_CAL_ENV_LID_VERNO                        "000"
#define NVRAM_EF_RF_CAL_LOSS_SETTING_LID_VERNO               "000"
#define NVRAM_EF_RF_TEST_POWER_RESULT_LID_VERNO              "000"
#endif // #ifdef __TC01__

#if defined (__MTK_UL1_FDD__)
#if defined (__UL1_PLATFORM__)
#define NVRAM_EF_UL1_RF_CUSTPACK_DATA_SELECT_LID_VERNO       "000"
#define NVRAM_EF_UL1_RF_CUSTOM_DATA_LID_VERNO                "000"
#endif
#if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)
#define NVRAM_EF_UL1_3G_RF_PARAMETER_LID_VERNO               "000"
#endif
#endif




/* PA 8-level control (For MT6276, MT6573) */
// #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID_VERNO             "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID_VERNO             "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID_VERNO             "000"
// #endif

// /* RXD & PA drift Comp (MT6280) */
// #if defined(__UMTS_R8__)
// #define NVRAM_EF_UL1_PATHLOSS2_BAND1_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND2_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND3_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND4_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND5_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND6_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND7_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND8_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND9_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND10_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND11_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND19_LID_VERNO               "000"

// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID_VERNO           "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID_VERNO           "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID_VERNO           "000"
// #endif

#ifdef __MINI_LOG_SUPPORT__
//#define NVRAM_EF_MINI_LOG_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_01_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_02_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_03_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_04_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_05_LID_VERNO                       "001"
#endif
#define NVRAM_EF_TST_CONFIG_LID_VERNO                     "001"

#ifdef __HMU_ENABLE__
#define NVRAM_EF_HMU_CONFIG_LID_VERNO                        "001"
#define NVRAM_EF_HMU_HD_CONFIG_LID_VERNO                     "001"
#endif

#ifdef __NMU_ENABLE__
#define NVRAM_EF_NMU_CONFIG_LID_VERNO                        "000"
#endif


#define NVRAM_EF_MM_EMM_T3346_INFO_LID_VERNO "000"   // __REL10__: t3346


/*****************************************************************************
* Typedef
*****************************************************************************/
#ifdef __AST_TL1_TDD__
typedef struct
{
	kal_uint16 TL1_DRDI_STATUS;
}nvram_ast_tl1_dynamic_init_struct;
	
typedef struct
{
	Tl1CustomDynamicInitDebug custom_dynamic_init_debug_info;
}nvram_ast_tl1_dynamic_init_debug_struct;
#endif

typedef struct
{
    kal_uint32 total_rx_data;
    kal_uint32 total_tx_data;
    kal_uint32 last_rx_data;
    kal_uint32 last_tx_data;
} nvram_ef_tcm_statistics_struct;

#ifdef __CCM_NO_RESET__
typedef struct
{
    kal_uint8 als_line_id[2];
    kal_uint8 last_ccm[4];
} nvram_ef_als_line_id_struct;
#else
typedef struct
{
	kal_uint8 als_line_id[2];
}nvram_ef_als_line_id_struct;
#endif

typedef struct
{
    kal_uint8 byte1;
    kal_uint8 byte2;
    kal_uint8 byte3;
    kal_uint8 byte4;
    kal_uint16 byte5_byte6;
    kal_uint8 byte7;
    kal_uint8 byte8;
    kal_uint8 byte9;
    kal_uint8 byte10;
    kal_uint8 byte11;
    kal_uint8 byte12;
    kal_uint8 byte13;
    kal_uint8 byte14;
    kal_uint8 byte15;
    kal_uint8 byte16;
    kal_uint8 byte17;
    kal_uint8 byte18;
    kal_uint8 byte19;
    kal_uint8 byte20;
    kal_uint8 byte21;
    kal_uint8 byte22;
    kal_uint8 byte23;
} nvram_ef_classmark_racap_struct;

typedef struct
{
    kal_uint8 cfu_flag;
} nvram_ef_cfu_flag_struct;

typedef struct
{
    kal_uint8 message_waiting_indication_status[5];
    kal_uint8 pad;
} nvram_ef_smsal_mwis_struct;

typedef struct
{
    kal_uint8 nvram_ef_tst_filter[NVRAM_EF_TST_FILTER_SIZE];
} nvram_ef_tst_filter_struct;
typedef struct
{
    kal_uint8 nvram_ef_dhl_filter[NVRAM_EF_DHL_FILTER_SIZE];
} nvram_ef_dhl_filter_struct;

typedef struct
{
    kal_uint8 nvram_ef_dsp_filter[NVRAM_EF_DSP_FILTER_SIZE];
} nvram_ef_dsp_filter_struct;

typedef struct
{
    kal_uint8 gsm_band[NVRAM_EF_AS_GSM_BAND_SETTING_SIZE];
    kal_uint8 fdd_umts_band[NVRAM_EF_AS_FDD_UMTS_BAND_SETTING_SIZE];
    kal_uint8 lte_band[NVRAM_EF_AS_LTE_BAND_SETTING_SIZE];
    kal_uint8 tdd_umts_band[NVRAM_EF_AS_TDD_UMTS_BAND_SETTING_SIZE];
} nvram_ef_as_band_setting_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_EQ_PLMN_SIZE];
} nvram_ef_eq_plmn_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_BAND_INFO_SIZE];
} nvram_ef_band_info_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_GAS_WORKING_BAND_INFO_SIZE];
} nvram_ef_gas_workung_band_info_struct;

typedef struct
{
    kal_uint16 cbmi_mask;
    kal_uint16 cbmir_mask;
    kal_uint16 dcs_mask;
} nvram_ef_cb_mask_struct;

/* shall be the same as rat enum
typedef enum{
    RAT_NONE     = 0, 
    RAT_GSM      = 1,
    RAT_UMTS     = 2,
    RAT_GSM_UMTS = 3,
    RAT_LTE      = 4,
    RAT_GSM_LTE  = RAT_GSM | RAT_LTE,
    RAT_UMTS_LTE = RAT_UMTS | RAT_LTE,
    RAT_GSM_UMTS_LTE = RAT_GSM | RAT_UMTS | RAT_LTE
}rat_enum;
*/

typedef struct
{
    kal_uint8 speech_version;
    kal_uint8 speech_version_byte2;
    kal_uint8 fdd_umts_supported_speech;
    kal_uint8 fdd_umts_supported_speech_byte2;
    kal_uint8 data_cap1; /*second byte for GSM supported speech codec*/
    kal_uint8 data_cap2; /*first byte for UMTS supported speech codec*/
    kal_uint8 channel_coding; /*second byte for UMTS supported speech codec*/
    kal_uint8 disable_call; /*customer utilize nvram value to disable call*/
    kal_uint8 rr_cap; /* Customized random L2 fill bit and VAMOS support level */
    kal_uint8 mm_non_drx_timer_value; /* Customized mm_non_drx_timer value*/
    kal_uint8 tdd_umts_supported_speech;
    kal_uint8 tdd_umts_supported_speech_byte2;
} nvram_ef_mscap_struct;


typedef struct
{
    kal_uint32 data[4];
}nvram_ef_sim_assert_struct;

typedef struct
{
	kal_uint8		rtc_sec;    /* seconds after the minute   - [0,59]  */
	kal_uint8		rtc_min;    /* minutes after the hour     - [0,59]  */
	kal_uint8		rtc_hour;   /* hours after the midnight   - [0,23]  */
	kal_uint8		rtc_day;    /* day of the month           - [1,31]  */
	kal_uint8		rtc_mon;    /* months 		               - [1,12] */
	kal_uint8		rtc_wday;   /* days in a week 		      - [1,7] */
	kal_uint8		rtc_year;   /* years                      - [0,127] */
} nvram_ef_rtc;


typedef struct
{
    kal_uint8     time_valid;
    nvram_ef_rtc        rtc_time;
    kal_uint8     ticks_diff_valid;
    kal_int32    ticks_diff_per_hour;
} nvram_ef_rtc_calibration;


typedef struct
{
   kal_uint8 BluetoothAddress[6];
   kal_uint8 MinEncryptionSize[1];
   kal_uint8 MaxEncryptionSize[1];
   kal_uint8 HCITransportLayerParameters[3];
   kal_uint8 FixedPIN[16];
   kal_uint8 FixedPINLength[1];
   kal_uint8 SleepEnableMask[1];
   kal_uint8 LowPowerClockParameter[8];
   kal_uint8 PowerControlConfiguration[13];
   kal_uint8 SleepControlParameters[12];
   kal_uint8 DebugControl[4];
   kal_uint8 LCandRMOverrideEnable[4];
   kal_uint8 RadioRegisterOverride[6];
   kal_uint8 CodecConfiguration[8];
   kal_uint8 CVSDGainVolumeSettings[6];
   kal_uint8 VoiceSettings[2];
   kal_uint8 UserBaudRate[3];
//   kal_uint8 CoexistenceParameters[4];
   kal_uint8 LowPowerDriftRate[1];
   kal_uint8 MaxTxPowerLevel[1];
   kal_uint8 AdaptiveFrequencyHoppingParameters[29];
   kal_uint8 BufferSize[4];
   kal_uint8 GpioMapping[16];
   kal_uint8 GpioPolarity[4];
}  nvram_ef_btradio_rfmd3500_struct;
#ifndef  __NVRAM_EF_BTRADIO_RFMD3500_STRUCT__
#define  __NVRAM_EF_BTRADIO_RFMD3500_STRUCT__
#endif

typedef struct
{
    unsigned char BDAddr[6];
    unsigned char ClassOfDevice[3];
    unsigned char LinkKeyType[1];
    unsigned char UnitKey[16];
    unsigned char Encryption[3];
    unsigned char PinCodeType[1];
    unsigned char Voice[2];
    unsigned char Codec[1];
    unsigned char Radio[30];
    unsigned char Sleep[6];
    unsigned char MainOscillatorInfo[5];
    unsigned char LPOInfo[4];
    unsigned char AFH[9];
    unsigned char PTA[49];
    unsigned char WDT[2];
    unsigned char Debug[1];
    unsigned char UART[2];
}  nvram_ef_btradio_mt6601_struct;
#ifndef  __NVRAM_EF_BTRADIO_MT6601_STRUCT__
#define  __NVRAM_EF_BTRADIO_MT6601_STRUCT__
#endif

typedef struct
{
    unsigned char BDAddr[6];
    unsigned char CapId[1];
    unsigned char LinkKeyType[1];
    unsigned char UnitKey[16];
    unsigned char Encryption[3];
    unsigned char PinCodeType[1];
    unsigned char Voice[2];
    unsigned char Codec[1];
    unsigned char Radio[6];
    unsigned char Sleep[7];
    unsigned char Reserved[2];
}  nvram_ef_btradio_mt6611_struct;
#ifndef  __NVRAM_EF_BTRADIO_MT6611_STRUCT__
#define  __NVRAM_EF_BTRADIO_MT6611_STRUCT__
#endif

#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6612_STRUCT__
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6616_STRUCT__
/* under construction !*/
#endif
#endif

#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6236_STRUCT__
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6256_STRUCT__
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6276_STRUCT__
/* under construction !*/
#endif
#endif

typedef struct
{
    unsigned char BDAddr[6];
    unsigned char CapId[1];
    unsigned char LinkKeyType[1];
    unsigned char UnitKey[16];
    unsigned char Encryption[3];
    unsigned char PinCodeType[1];
    unsigned char Voice[2];
    unsigned char Codec[1];
    unsigned char Radio[6];
    unsigned char Sleep[7];
    unsigned char Reserved[2];
    unsigned char ECLK_SEL;
}  nvram_ef_btradio_mtk_bt_chip_struct;
#ifndef  __NVRAM_EF_BTRADIO_MTK_BT_CHIP_STRUCT__
#define  __NVRAM_EF_BTRADIO_MTK_BT_CHIP_STRUCT__
#endif

#if defined (__E_COMPASS_SENSOR_SUPPORT__)
typedef struct
{
    kal_int16       usr_moffset_x;
    kal_int16       usr_moffset_y;
    kal_int16       usr_moffset_z;
    kal_uint8       cali_result;

    kal_int32       x_axis_sensitivity;		/*x axis data sensitivity*/
    kal_int32       y_axis_sensitivity;		/*y axis data sensitivity*/
    kal_int16       x_max;			/*sample point maximum of x coordinate*/
    kal_int16       x_min;			/*sample point minimum of x coordinate*/
    kal_int16       y_max;			/*sample point maximum of y coordinate*/
    kal_int16       y_min;			/*sample point minimum of y coordinate*/

    kal_int32       ext_para1;
    kal_int32       ext_para2;
    kal_int32       ext_para3;
    kal_int16       ext_para4;
    kal_int16       ext_para5;
    kal_int16       ext_para6;
    kal_int16       ext_para7;
    kal_int16       ext_para8;
    kal_int16       ext_para9;
} nvram_ef_ecompass_calibration;
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */

typedef  struct
{
    kal_uint8 data[NVRAM_EF_NET_PAR_SIZE];
} nvram_ef_net_par_struct;

#ifdef __BAND_BLOCK__

typedef  struct
{
    kal_uint8 data[52]; /* 1 byte for length plus 5 bytes data x 10 sets */
} nvram_band_block_struct;

#endif /* __BAND_BLOCK__ */

#ifdef __UMTS_RAT__
/* currently useless
typedef  struct
{
    kal_uint8 data[4];
} nvram_ef_umts_plmn_struct;
*/

typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_IMSI_SIZE];
} nvram_ef_umts_imsi_struct;


typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_START_HFN_FDD_SIZE];
} nvram_ef_umts_start_hfn_fdd_struct;

typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_START_HFN_TDD_SIZE];
} nvram_ef_umts_start_hfn_tdd_struct;

typedef  struct
{
// R99 CAP #40
    kal_uint8       pdcp_support;
    kal_uint8       pdcp_maxHeaderCompressLength;

    kal_uint8       rlc_totalAmBufferSize;
    kal_uint8       rlc_maxWinodwSize;
    kal_uint8       rlc_maxAmEntityNumber;

    kal_uint8       ulTrch_modeSpecificInfoSelect;
    kal_uint8       ulTrch_maxNoBitsTransmitted;
    kal_uint8       ulTrch_maxConvCodeBitsTransmitted;
    kal_uint8       ulTrch_turboEncodingSupportSelect;
    kal_uint8       ulTrch_turboEncodingBitLength;
    kal_uint8       ulTrch_maxSimultaneousTransChs;
    kal_uint8       ulTrch_maxTransmittedBlocks;
    kal_uint8       ulTrch_maxNumberOfTFC;
    kal_uint8       ulTrch_maxNumberOfTF;
    kal_uint8       ulTrch_maxSimultaneousCCTrCHCount;

    kal_uint8       dlTrch_maxNoBitsReceived;
    kal_uint8       dlTrch_maxConvCodeBitsReceived;
    kal_uint8       dlTrch_turboDecodingSupportSelect;
    kal_uint8       dlTrch_turboDecodingBitLength;
    kal_uint8       dlTrch_maxSimultaneousTransChs;
    kal_uint8       dlTrch_maxSimultaneousCCTrCHCount;
    kal_uint8       dlTrch_maxReceivedTransportBlocks;
    kal_uint8       dlTrch_maxNumberOfTFC;
    kal_uint8       dlTrch_maxNumberOfTF;

    kal_uint8       wcdma_prefered_offset;
    kal_uint8       band_reserved2;
    kal_uint8       band_powerClass;
    kal_uint8       powerClass_reserved1;
    kal_uint8       powerClass_reserved2;

    kal_uint8       pdcp_losslessSRNSRelocationSupport;
    kal_uint8       cipher_cap1;
    kal_uint8       cipher_cap2;
    kal_uint8       integrity_cap1;
    kal_uint8       integrity_cap2;

    kal_uint8       rrce_feature_cap;
    kal_uint8       smart_paging_3g_fdd;
    kal_uint8       integrity_protection_3g_fdd;

    kal_uint8       access_stratum_release;

    kal_uint8       dlPhyCh_maxNoDPCH_PDSCH_Codes;

    kal_uint8       r3_cap1;
    kal_uint8       r3_cap2;
    kal_uint8       r3_cap3;

// R4 CAP  #3
#if defined(__UMTS_R4__) || defined(__UMTS_R5__)
    kal_uint8       r4_cap1;
    kal_uint8       reverseCompressionDepthHighByte;
    kal_uint8       reverseCompressionDepthLowByte;
#endif

// R5 CAP #3
#ifdef __UMTS_R5__
    kal_uint8       r5_cap1;
#endif /* __UMTS_R5__*/

// R6 CAP #2
#ifdef __UMTS_R6__
    kal_uint8       r6_cap1;
#endif

// R7 CAP #2
#ifdef __UMTS_R7__
    kal_uint8       r7_cap1;
    kal_uint8       r7_cap2;
#endif

// R8 CAP #3
#ifdef __UMTS_R8__
    kal_uint8       r8_cap1;
    kal_uint8       r8_cap2;
#endif
    
#ifdef __UMTS_R10__
    kal_uint8       r10_cap1;
    kal_uint8       r10_cap2;
#endif
#ifdef __UMTS_R11__
    kal_uint8       r11_cap1;
#endif

}nvram_ef_umts_usime_rrc_dynamic_fdd_struct;

typedef  struct
{
// R99 CAP #29
    kal_uint8       pdcp_support;
    kal_uint8       pdcp_maxHeaderCompressLength;

    kal_uint8       rlc_totalAmBufferSize;
    kal_uint8       rlc_maxWinodwSize;
    kal_uint8       rlc_maxAmEntityNumber;

    kal_uint8       ulTrch_modeSpecificInfoSelect;
    kal_uint8       ulTrch_maxNoBitsTransmitted;
    kal_uint8       ulTrch_maxConvCodeBitsTransmitted;
    kal_uint8       ulTrch_turboEncodingSupportSelect;
    kal_uint8       ulTrch_turboEncodingBitLength;
    kal_uint8       ulTrch_maxSimultaneousTransChs;
    kal_uint8       ulTrch_maxTransmittedBlocks;
    kal_uint8       ulTrch_maxNumberOfTFC;
    kal_uint8       ulTrch_maxNumberOfTF;
    kal_uint8       ulTrch_maxSimultaneousCCTrCHCount;

    kal_uint8       dlTrch_maxNoBitsReceived;
    kal_uint8       dlTrch_maxConvCodeBitsReceived;
    kal_uint8       dlTrch_turboDecodingSupportSelect;
    kal_uint8       dlTrch_turboDecodingBitLength;
    kal_uint8       dlTrch_maxSimultaneousTransChs;
    kal_uint8       dlTrch_maxSimultaneousCCTrCHCount;
    kal_uint8       dlTrch_maxReceivedTransportBlocks;
    kal_uint8       dlTrch_maxNumberOfTFC;
    kal_uint8       dlTrch_maxNumberOfTF;

    kal_uint8       wcdma_prefered_offset;
    kal_uint8       band_reserved2;
    kal_uint8       band_powerClass1;
    kal_uint8       band_powerClass2;
    kal_uint8       band_powerClass3;
// R99 CAP Additional part #5
    kal_uint8       pdcp_losslessSRNSRelocationSupport;
    kal_uint8       cipher_cap1;
    kal_uint8       cipher_cap2;
    kal_uint8       integrity_cap1;
    kal_uint8       integrity_cap2;

    kal_uint8       rrce_feature_cap;
    kal_uint8       smart_paging_3g_fdd;

    kal_uint8       access_stratum_release;

    kal_uint8       dlPhyCh_maxNoDPCH_PDSCH_Codes;

    kal_uint8       r3_cap1;
    kal_uint8       r3_cap2;
    kal_uint8       r3_cap3;

// R4 CAP  #3
#if defined(__UMTS_R4__) || defined(__UMTS_R5__)
    kal_uint8       r4_cap1;
    kal_uint8       reverseCompressionDepthHighByte;
    kal_uint8       reverseCompressionDepthLowByte;
#endif

// R5 CAP #3
#ifdef __UMTS_R5__
    kal_uint8       r5_cap1;
#endif /* __UMTS_R5__*/

// R6 CAP #2
#ifdef __UMTS_R6__
    kal_uint8       r6_cap1;
#endif

// R7 CAP #2
#ifdef __UMTS_R7__
    kal_uint8       r7_cap1;
    kal_uint8       r7_cap2;
#endif
// R9 CAP #3
#ifdef __UMTS_R9__
    kal_uint8       r9_cap1;
    kal_uint8       r9_cap2;
    kal_uint8       r9_cap3;
#endif

}nvram_ef_umts_usime_rrc_dynamic_tdd_struct;


typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_SIZE];
} nvram_ef_umts_frequency_repository_struct;

//#ifdef __BAND_PRIORITY_SEARCH__
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__)
typedef  struct
{
    kal_uint8 band[NVRAM_EF_UMTS_BAND_PRIORITY_SIZE];
} nvram_ef_umts_band_priority_struct;
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE_ */
//#endif /* __BAND_PRIORITY_SEARCH__ */

//#if defined(__UMTS_TDD128_MODE__) && defined(__UMTS_R7__)
//#ifdef __SEARCH_ALL_EHPLMN_TOGETHER__
#if (defined(__UMTS_TDD128_MODE__) && defined(__UMTS_R7__)) || (defined(__SEARCH_ALL_EHPLMN_TOGETHER__))
typedef  struct
{
    kal_uint8 slce;
    kal_uint8 cse;
} nvram_ef_umts_urr_configuration_struct;
#endif

#endif /* __UMTS_RAT__ */

#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
typedef  struct
{
    kal_uint8 data[NVRAM_EF_PREV_VISITED_CELL_INFO_SIZE];
} nvram_ef_prev_visited_cell_info_struct;



typedef  struct
{
    kal_uint8 data[NVRAM_EF_UE_CSG_LIST_SIZE];
} nvram_ef_ue_csg_list_struct;
#endif

typedef struct {
    kal_uint8 la_code[2];
    kal_uint16 cell_id;
}gas_csg_fingerprint_cell_struct;

typedef struct {
    nvram_plmn_id_struct csg_plmn;
    kal_uint16 csg_frequency;
    kal_uint16 csg_physical_cell_id;
    kal_uint32 csg_id;
    kal_uint32 csg_cell_id;
    kal_uint32 systick;
    kal_uint8 rat; /* rat_type_enum */
    kal_uint8 num_fingerprint_cell;
    gas_csg_fingerprint_cell_struct fingerprint_cell[NUM_GAS_STORE_CSG_FINGERPRINT_CELL];
}gas_umts_lte_csg_cell_struct;

typedef struct
{
    kal_uint8 num_csg_cell;
    gas_umts_lte_csg_cell_struct csg_cell[NUM_CSG_CELL_TO_COLLECT_FINGERPRINT];
} nvram_ef_gas_csg_fingerprint_struct;

#if defined(__MA_L1__) || defined(__UMTS_RAT__)
typedef struct
{
    kal_uint8 L1_3G_CAL_DATA[NVRAM_EF_L1_3G_CAL_DATA_SIZE];
}nvram_ef_l1_3g_cal_data_struct;
#endif

#if 0 //!defined(__LOW_COST_SUPPORT_COMMON__) && defined(__FLC_SUPPORT__ )&& defined(__MTK_INTERNAL__)
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif /* !__LOW_COST_SUPPORT_COMMON__&&__MTK_INTERNAL__ && __FLC_SUPPORT__ */

#if defined(__TST_DNT_LOGGING__)
typedef struct
{
    kal_uint8 nvram_ef_ps_l2copro_filter[NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_SIZE];
} nvram_ef_ps_l2copro_filter_struct;
#endif  //#if defined(__TST_DNT_LOGGING__)

#define ATCMD_CHECK_ENABLE 0xF1F1F1F1

/*****************
 * Barcode number
 *****************/
typedef struct
{
    kal_uint8 nvram_ef_barcode_num[NVRAM_EF_BARCODE_NUM_SIZE];
} nvram_ef_barcode_num_struct;

/************************
 * CAL FLAG & CAL CHECK
 ************************/
typedef struct
{
	 kal_uint8   u1CalFlag;
	 kal_uint8   u1CalDscrpt[30];
}nvram_cal_flag_entry_struct;
typedef struct
{
	 kal_uint8   u1CalAllFlag;
	 kal_uint8   u1CalMarkNumber;
	 nvram_cal_flag_entry_struct CalFlagMarks[10];
}nvram_cal_flag_struct;

#define nvram_cal_data_entry_num 225
typedef struct
{
	kal_uint16    u2LidEnumVal;
	kal_uint16    u2LidRec;
	kal_uint16    u2CheckVal;

}nvram_cal_data_entry_struct;

typedef struct
{
   kal_uint8  u1ValidNum;
   nvram_cal_data_entry_struct CalDataCheck[nvram_cal_data_entry_num];
}nvram_cal_data_check_struct;  // can not exceed 2K

typedef struct
{
    kal_uint8 imei[8];
    kal_uint8 svn;
    kal_uint8 pad;
} nvram_ef_imei_imeisv_struct;


#if 0
#ifdef __GPS_SUPPORT__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifdef __MNL_SUPPORT__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif /* __MNL_SUPPORT__ */
#endif /* __GPS_SUPPORT__ */
#endif


#if defined(__WIFI_BT_SINGLE_ANTENNA_SUPPORT__)
typedef struct
{
    kal_uint32 nvram_ef_bwcs_setting_data[NVRAM_EF_BWCS_SETTING_DATA_SIZE/4];
}nvram_ef_bwcs_setting_data_struct;
#endif /* __WIFI_BT_SINGLE_ANTENNA_SUPPORT__ */



/* UEM*/
//MODEM only #include "custom_hw_default.h"

#if !defined(__L1_STANDALONE__)
typedef struct
{
#if 1 /* MODEM only*/
#if 0//__BK_LIGHT_20LEVEL_SUPPORT__
/* under construction !*/
#else
    kal_uint32 PWM1[5][2];  /* freq, duty */
#endif
    kal_uint32 PWM2[5][2];  /* freq, duty */
    kal_uint32 PWM3[5][2];  /* freq, duty */
#if defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)
    kal_uint32 BacklightLevel[20][2];
#endif
    kal_uint32 MainLCD_Contrast[15];
    kal_uint32 MainLCD_Bias[5];
    kal_uint32 MainLCD_Linerate[5];
    kal_uint32 MainLCD_Temp[5];
    kal_uint32 SubLCD_Contrast[15];
    kal_uint32 SubLCD_Bias[5];
    kal_uint32 SubLCD_Linerate[5];
    kal_uint32 SubLCD_Temp[5];
    kal_uint32 BatteryLevel[10];
    kal_uint32 PMIC6318BLPWM[5][2];  /* freq, duty */
#else
/* under construction !*/
#endif /* MODEM only*/
} custom_hw_level_struct;

typedef struct
{
    kal_uint8 me_manufacture_id[MAX_ME_ID_NUM][MAX_ME_ID_LEN];
} uem_context_manufacture_struct;

typedef struct
{
    kal_uint8 text_length;
    kal_uint8 text_dcs;
    kal_uint8 text[UEM_GREETING_LEN];
} rmi_greeting_text_struct;

typedef struct
{

    kal_uint8 audio_mute_flag;  /* AUDIO_DEVICE_SPEAKER,... */

    kal_uint8 gpio_status[MAX_GPIO_DEVICE_NUM];
    kal_uint8 silent_mode;

    kal_uint8 alert_mode;

    kal_uint8 country_code;
    kal_uint8 lang_id[2];

    kal_uint8 date_mode;
    kal_uint8 time_mode;

    kal_uint8 greeting_mode;
    rmi_greeting_text_struct greeting_text;

    rtc_alarm_info_struct alarm_info[MAX_ALARM_NUM];
} uem_context_rmi_struct;
#endif

/*----------------------------------------------------------------------------*/
/* L4 Start: Please put L4 NVRAM info here                                    */
/*----------------------------------------------------------------------------*/



/*------------------------------------------------------------*/
/* L4PHB-CallLog Start                                        */
/*------------------------------------------------------------*/

/* Can not wrap compile option as it's used by other L4 modules such as ATcmd */
#ifndef L4_NOT_PRESENT

typedef struct
{
#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
    kal_uint8 alpha_id[30];
#else
    kal_uint8 alpha_id[10];
#endif
    kal_uint8 BCD_length;
    kal_uint8 TON_NPI;
    kal_uint8 DialNum[20];
    kal_uint8 cc_ident;
    kal_uint8 pad;
} nvram_ef_smsal_mailbox_addr_struct;

typedef struct
{
    kal_uint8 status;
    kal_uint8 remainder[183];
} nvram_ef_smsal_sms_struct;

typedef struct
{
    kal_uint8 profile_name[12]; /* store alpha-identifier */
    kal_uint8 para_ind;         /* Parameter Indicator */
    kal_uint8 da[12];           /* Destination Address */
    kal_uint8 sca[12];          /* Service Centre Address */
    kal_uint8 pid;              /* Protocol identifier */
    kal_uint8 dcs;              /* Data coding scheme */
    kal_uint8 vp;               /* Validity period */
} nvram_ef_smsal_smsp_struct;

typedef struct _nvram_smsal_common_param_struct
{
    kal_uint8 bearer_service;
    kal_uint8 status_report;
    kal_uint8 reply_path;
    kal_uint8 vp_format;
    kal_uint8 prefer_mem1;
    kal_uint8 prefer_mem2;
    kal_uint8 prefer_mem3;
    kal_uint8 cbch_req;
    kal_uint8 all_lang_on;
    kal_uint8 rmi_act_pfile_id;
    kal_uint8 fo;
    kal_uint8 sms_fdn_off;
    kal_uint8 last_used_tp_mr;
    kal_uint8 mem_capacity_available;
    kal_uint8 selected_msp;
    kal_uint8 reserve;
} nvram_ef_smsal_common_param_struct;

typedef struct
{
    kal_uint16 cbmi[10];
} nvram_ef_cb_default_ch_struct;

#endif  /* L4_NOT_PRESENT */


/************************************
 * End of SIC: SM IE Configurations *
 ************************************/

typedef struct
{
    kal_uint8 mode;
} nvram_ef_regional_phone_mode_struct;

/*----------------------------------------------------------------------------*/
/* L4 End: Please put L4 NVRAM info above                                     */
/*----------------------------------------------------------------------------*/

typedef struct
{
    kal_uint8 data[128];
} nvram_ef_nvram_unit_test_struct;

#ifndef L4_NOT_PRESENT
typedef struct
{
    kal_uint8 volume_gain[MAX_VOL_CATE][MAX_VOL_TYPE][MAX_VOL_LEVEL];
    kal_uint8 volume[MAX_VOL_CATE][MAX_VOL_TYPE];
    kal_uint8 max_melody_volume_gain[MAX_VOL_CATE + 1];
    kal_uint8 melody_volume_gain_step[MAX_VOL_CATE + 1];
    kal_uint8 tv_out_volume_gain[MAX_VOL_LEVEL];
} custom_acoustic_struct;
#endif

// RF Calibration history NVRAM items
#ifdef __TC01__
typedef struct
{
    kal_uint8 callogicver;
    kal_uint8 nvini;
    kal_uint8 xmlver;
    kal_uint8 xmlsequence;
    kal_uint8 xmlcalsetup;
    kal_uint8 exeTachyon;
    kal_uint8 dllTachyonlogic;
    kal_uint8 dllInstrument;
    kal_uint8 dllPhncmd;
} RfCalVersion;
typedef struct
{
    RfCalVersion rfCalVersion;
    kal_uint8    sgCalSectionPclp[6];
    kal_uint8    CalSection;
    kal_uint32   dwCalDate;
    kal_uint8    Ezlooks;
    kal_uint8    calnTest;
    kal_uint8    Testonly;
    kal_uint8    sgEquipmentSerial[32];
    kal_uint32   dwCalFailcode;
} nvram_ef_rf_cal_env_struct;

typedef struct
{
    kal_int16    loss[20];
} nvram_ef_rf_cal_loss_setting_struct;

typedef struct
{
    kal_uint16   TestPower[4][3];
} nvram_ef_rf_test_power_result_struct;
#endif // #ifdef __TC01__

// #ifdef __REL10__: t3346
typedef struct
{
    nvram_plmn_id_struct   t3346_plmn;
    kal_bool               is_t3346_in_eqplmn_list;
    kal_int64              t3346_expire_time;
} nvram_ef_t3346_timer_info_struct;
// #endif

#ifdef __LTE_RAT__
    
// end __LTE_R11__

typedef struct
{
    LTE_Band lte_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_band_ind_struct;

typedef struct
{
    LTE_Band lte_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_dpd_band_ind_struct;

typedef struct
{
    LTE_Band lte_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_cim3_band_ind_struct;

typedef struct
{
    LTE_CA_CFG_E lte_ca_band[LTE_TARGET_MAX_SUPPORT_CA_BAND_NUM];
} nvram_el1_ca_band_ind_struct;

typedef struct
{
    ERF_RX_PDATABASE_T rx_pdata_by_band[LTE_MAX_SUPPORT_FE_ROUTE_NUM];
} nvram_el1_rx_pdata_struct;

typedef struct
{
    ERF_TX_PDATABASE_T tx_pdata_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_tx_pdata_struct;

typedef struct
{
    LTE_ANT_ROUTE_TABLE_T ant_pdata_by_band[LTE_MAX_SUPPORT_FE_ROUTE_NUM];
} nvram_el1_ant_pdata_struct;

typedef struct
{
    LTE_VPA_SOURCE_CONFIGUATION_TYPE vpa_config_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_vpa_config_struct;

typedef struct
{
    ERF_BPI_EVT_RXON_T rxon_bpioffset;
} nvram_el1_rxon_bpioffset_struct;

typedef struct
{
    ERF_BPI_EVT_TXON_T txon_bpioffset;
} nvram_el1_txon_bpioffset_struct;

typedef struct
{
    ERF_BPI_EVT_RXOFF_T rxoff_bpioffset;
} nvram_el1_rxoff_bpioffset_struct;

typedef struct
{
    ERF_BPI_EVT_TXOFF_T txoff_bpioffset;
} nvram_el1_txoff_bpioffset_struct;

typedef struct
{
    ERF_RXIOBASE_T rf_rxio_by_band[LTE_MAX_SUPPORT_FE_ROUTE_NUM];
}nvram_el1_rf_rxio_struct;

typedef struct
{
    ERF_TXIOBASE_T rf_txio_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
}nvram_el1_rf_txio_struct;

typedef struct
{
   ERF_FRONT_END_USAGE_T fe_usage[LTE_MAX_SUPPORT_FE_ROUTE_NUM];
}nvram_el1_rf_fe_usage_struct;

typedef struct
{
    LTE_MPRAdjust_T mpr_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_mpr_struct;

#if defined(__UL64QAM__)
typedef struct
{
    LTE_MPRAdjust_64QAM_T mpr_64qam_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_mpr_64qam_struct;
#endif

typedef struct
{
    LTE_AMPRAdjust_T ampr_by_band[LTE_AMPR_TABLE_SIZE];
} nvram_el1_ampr_struct;

/* Dynamic Radio-setting Dedicated Image (DRDI) */
/* Data structure shown in NVRAM Editor */
typedef struct
{
    kal_uint16 DRDI_STATUS;
}nvram_el1_dynamic_init_struct;

typedef struct
{
    LTE_DRDI_DEBUG_INFO_T custom_dynamic_init_debug_info;
}nvram_el1_dynamic_init_debug_struct;

/* Single ANT Feature */
typedef struct
{
    kal_uint8 RF_RX_PATH0_EN;
    kal_uint8 RF_RX_PATH1_EN;
} nvram_el1_rf_rx_path_config_struct;

/* AMPR Special handle case Feature */
typedef struct
{
    kal_uint16 AMPR_VZW_EN;
} nvram_el1_ampr_vzw_feature_struct;

/* MIPI Feature */
typedef struct
{
    kal_uint16 MIPI_EN;
} nvram_el1_mipi_feature_struct;

/*** MIPI BYPASS Feature ***/
typedef struct
{
    kal_uint16 MIPI_BYPASS_EN;
} nvram_el1_mipi_bypass_feature_struct;

typedef struct
{
   LTE_MIPI_EVENT_TABLE_T mipi_rx_event[LTE_MIPI_RX_EVENT_NUM];
}nvram_el1_mipi_rx_event_struct;

typedef struct
{
   LTE_MIPI_EVENT_TABLE_T mipi_tx_event[LTE_MIPI_TX_EVENT_NUM];
}nvram_el1_mipi_tx_event_struct;

typedef struct
{
   LTE_MIPI_EVENT_TABLE_T mipi_tpc_event[LTE_MIPI_TPC_EVENT_NUM];
}nvram_el1_mipi_tpc_event_struct;

typedef struct
{
   LTE_MIPI_TPC_SECTION_TABLE_T mipi_tpc_sec_data[LTE_MIPI_SUBBAND_NUM_PER_DATA];
}nvram_el1_mipi_tpc_data_struct;

typedef struct
{
   LTE_MIPI_DATA_SUBBAND_TABLE_T mipi_rx_data[LTE_MIPI_RX_DATA_NUM];
}nvram_el1_mipi_rx_data_struct;

typedef struct
{
   LTE_MIPI_DATA_SUBBAND_TABLE_T mipi_tx_data[LTE_MIPI_TX_DATA_NUM];
}nvram_el1_mipi_tx_data_struct;

typedef struct
{
   LTE_MIPI_DATA_SUBBAND_TABLE_T mipi_bypass_tx_data[LTE_MIPI_TX_DATA_NUM];
}nvram_el1_mipi_bypass_tx_data_struct;

typedef struct
{
   ERF_SPLIT_BAND_IND_T    split_band_ind[LTE_ERF_SPLIT_BAND];
}nvram_el1_split_band_ind_data_struct;

typedef struct
{
   ERF_SPLIT_RFDATABASE_T  split_rfdatabase[LTE_ERF_SPLIT_BAND][LTE_ERF_SPLIT_PART_NUM];
}nvram_el1_split_rfdatabase_data_struct;

typedef struct
{
   ERF_PARTIAL_BAND_IND_T partial_band_ind[LTE_PARTIAL_BAND_SUPPORT_NUM];
}nvram_el1_partial_band_ind_data_struct;

typedef struct
{
   ERF_BYPASS_BAND_INFO_T  bypass_power_comp[LTE_BYPASS_MAX_SUPPORT_BAND_NUM];
}nvram_el1_bypass_band_ind_data_struct;

typedef struct
{
   ERF_BYPASS_RFDATABASE_T bypass_rfdatabase[LTE_BYPASS_MAX_SUPPORT_BAND_NUM];
}nvram_el1_bypass_rfdatabase_data_struct;

   #if defined(__TAS_ANTENNA_IDX_ON_TEST_SIM__)
typedef struct
{
   kal_uint32 tas_init_ant_ind[LTE_ERF_TAS_BAND_NUM];
}nvram_el1_tas_init_ant_ind_struct;
   #endif

   #if IS_4G_HPUE_FEATURE_SUPPORT
typedef struct
{
   kal_uint16 ampr_ns04_hpue_5_A0;
   kal_uint16 ampr_ns04_hpue_5_A1;
   kal_uint16 ampr_ns04_hpue_5_B;
   kal_uint16 ampr_ns04_hpue_10_A0_0;
   kal_uint16 ampr_ns04_hpue_10_A0_1;    
   kal_uint16 ampr_ns04_hpue_10_A0_2;
   kal_uint16 ampr_ns04_hpue_10_A1;
   kal_uint16 ampr_ns04_hpue_10_A2;
   kal_uint16 ampr_ns04_hpue_10_B;
   kal_uint16 ampr_ns04_hpue_15_A0_0;
   kal_uint16 ampr_ns04_hpue_15_A0_1;
   kal_uint16 ampr_ns04_hpue_15_A0_2;
   kal_uint16 ampr_ns04_hpue_15_A1;
   kal_uint16 ampr_ns04_hpue_15_A2;
   kal_uint16 ampr_ns04_hpue_15_B;
   kal_uint16 ampr_ns04_hpue_20_A0_0;
   kal_uint16 ampr_ns04_hpue_20_A0_1;
   kal_uint16 ampr_ns04_hpue_20_A0_2;
   kal_uint16 ampr_ns04_hpue_20_A1;
   kal_uint16 ampr_ns04_hpue_20_A2;
   kal_uint16 ampr_ns04_hpue_20_B;
   kal_uint16 ampr_ns04_hpue_rsv0;
   kal_uint16 ampr_ns04_hpue_rsv1;
   kal_uint16 ampr_ns04_hpue_rsv2;
   kal_uint16 ampr_ns04_hpue_rsv3;
   kal_uint16 ampr_ns04_hpue_rsv4;
   kal_uint16 ampr_ns04_hpue_rsv5;
   kal_uint16 ampr_ns04_hpue_rsv6;
   kal_uint16 ampr_ns04_hpue_rsv7;
   kal_uint16 ampr_ns04_hpue_rsv8;
   kal_uint16 ampr_ns04_hpue_rsv9;
}nvram_el1_ampr_ns04_hpue_struct;
   #endif

/* HRM Mode Feature */
typedef struct
{
    LTE_Band lte_tx_hrm_band[LTE_TX_HRM_MAX_SUPPORT_BAND_NUM];
} nvram_el1_tx_hrm_band_ind_struct;

/* DPD Feature */
typedef struct
{
    kal_uint16 DPD_EN;
} nvram_el1_dpd_feature_struct;

/* CIM3 Feature */
typedef struct
{
    kal_uint16 cim3_en;
} nvram_el1_cim3_feature_struct;

/* ET Feature */
typedef struct
{
   LTE_ET_EVENT_TABLE_T mipi_et_tx_event[LTE_ET_TX_MAX_EVENT_NUM];
}nvram_el1_mipi_et_tx_event_struct;

typedef struct
{
   LTE_ET_DATA_SUBBAND_TABLE_T mipi_et_tx_data[LTE_ET_TX_MAX_DATA_NUM];
}nvram_el1_mipi_et_tx_data_struct;

typedef struct
{
   LTE_ET_EVENT_TABLE_T mipi_et_tpc_event[LTE_ET_TPC_MAX_EVENT_NUM];
}nvram_el1_mipi_et_tpc_event_struct;

typedef struct
{
   LTE_ET_DATA_TABLE_T mipi_et_tpc_data[LTE_ET_TPC_MAX_DATA_NUM];
}nvram_el1_mipi_et_tpc_data_struct;

typedef struct
{
   LTE_ET_TPC_SECTION_TABLE_T mipi_et_tpc_sec_data;
}nvram_el1_mipi_et_tpc_sec_data_struct;

typedef struct
{
   LTE_ET_DATA_TABLE_T mipi_et_lookup_vpa_data[LTE_ET_LOOKUP_VPA_MAX_DATA_NUM];
}nvram_el1_mipi_et_lookup_vpa_data_struct;

typedef struct
{
   LTE_ET_LOOKUP_VPA_SECTION_TABLE_T mipi_et_lookup_vpa_sec_data[LTE_ET_SUBBAND_NUM_PER_DATA];
}nvram_el1_mipi_et_lookup_vpa_sec_data_struct;

typedef struct
{
   LTE_ET_DATA_TABLE_T mipi_et_bw_switch_data[LTE_ET_BW_SWITCH_MAX_DATA_NUM];
}nvram_el1_mipi_et_bw_switch_data_struct;

typedef struct
{
   LTE_ET_BW_SWITCH_SECTION_DATA_T mipi_et_bw_switch_sec_data[LTE_ET_BW_SWITCH_SECTION_NUM];
}nvram_el1_mipi_et_bw_switch_sec_data_struct;

typedef struct
{
   LTE_ET_DATA_TABLE_T mipi_et_mode_setting_data[LTE_ET_MODE_SETTING_MAX_DATA_NUM];
}nvram_el1_mipi_et_mode_setting_data_struct;

typedef struct
{
    LTE_RfcEtCompParamPerBand_T et_comp_param_data;
} nvram_el1_et_comp_param_data_struct;

typedef struct
{
    LTE_RfcEtVpaPmAmLutPerBand_T et_vin_lut_tbl_data;
} nvram_el1_et_vin_lut_tbl_data_struct;

#endif /* __LTE_RAT__ */

/*** MMRF related items   ***/
typedef struct
{
   MML1_MIPI_INITIAL_CW_T mipi_initial_cw_table[MML1_MIPI_MAX_INITIAL_CW_NUM];
}nvram_mml1_mipi_initial_cw_struct;

typedef struct
{
   MML1_MIPI_USID_CHANGE_T mipi_usid_change_table[MML1_MIPI_MAX_USID_CHANGE_NUM];
}nvram_mml1_mipi_usid_change_struct;

#if defined(__RF_DRDI_CAPABILITY_SUPPORT__) && defined(__PCORE__)
typedef struct
{
    Mml1RfDrdiDynamicInitParam mml1_drdi_dynamic_init;
}nvram_mml1_dynamic_init_struct;
#endif

typedef struct
{
    ERF_TX_POWER_BACKOFF_PARAM_T rf_tx_power_backoff_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
}nvram_el1_rf_tx_power_backoff_struct;

typedef struct
{
   MML1_MIPI_CHECK_HW_T mipi_hw_check_table[MML1_MIPI_MAX_HW_CHECK_NUM];
}nvram_mml1_mipi_hw_check_struct;

/*****************************************************************************
 *
 * Bit Level Description Languagu, used for META NVRAM Editor
 *
 *****************************************************************************/
#if defined(__PCORE__)
#ifdef GEN_FOR_PC

BEGIN_NVRAM_DATA

 /***********************************************************************
  *** This is a nvram data item bit level description for meta tools nvram editor
  ***
  *** Logical Data Item ID : NVRAM_EF_SYS_STATISTICS_LID
  ***
  *** Module: L1
  ***
  *** Description:
  ***
  *** Maintainer:
  ***
  ***********************************************************************/
     LID_BIT VER_LID(NVRAM_EF_SYS_STATISTICS_LID)
     stack_statistics_struct *NVRAM_EF_SYS_STATISTICS_TOTAL
     {
     };

 /***********************************************************************
  *** This is a nvram data item bit level description for meta tools nvram editor
  ***
  *** Logical Data Item ID : NVRAM_EF_SYS_STATISTICS_LID
  ***
  *** Module: L1
  ***
  *** Description:
  ***
  *** Maintainer:
  ***
  ***********************************************************************/
     LID_BIT VER_LID(NVRAM_EF_L1_SYS_STATISTICS_LID)
     stack_statistics_struct *NVRAM_EF_SYS_STATISTICS_TOTAL
     {
     };

/******************************
 ***  Section:  L1 Calibration Data
 ******************************/

 /*
  *
  * Notes:  The defination of L1 calibration data structure is located at
  *            "inc/l1cal.h". Here, provide decriptions only.
  */
 /***********************************************************************
  *** This is a nvram data item bit level description for meta tools nvram editor
  ***
  *** Logical Data Item ID : NVRAM_EF_L1_AGCPATHLOSS_LID
  ***
  *** Module: L1
  ***
  *** Description:
  ***
  *** Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_AGCPATHLOSS_LID)
     l1cal_agcPathLoss_T *NVRAM_EF_L1_AGCPATHLOSS_TOTAL
     {

     };


#ifdef __GSM850__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_GSM850_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_GSM850_TOTAL
     {

     };


#endif
#ifdef __EGSM900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_GSM900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_GSM900_TOTAL
     {

     };


#endif
#ifdef __DCS1800__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_DCS1800_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_DCS1800_TOTAL
     {
     };


#endif
#ifdef __PCS1900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_PCS1900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_DCS1800_TOTAL
     {
     };


#endif


#if defined(__EPSK_TX__)


#ifdef __GSM850__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_TOTAL
     {

     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_TOTAL
     {
     };


#endif
#ifdef __EGSM900__



/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_TOTAL
     {

     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_TOTAL
     {
     };


#endif
#ifdef __DCS1800__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_TOTAL
     {
     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_TOTAL
     {
     };


#endif
#ifdef __PCS1900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_TOTAL
     {
     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_TOTAL
     {
     };


#endif
#endif /* defined(__EPSK_TX__) */

#if defined(__PS_SERVICE__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID :NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID)
     l1cal_tx_power_rollback_T *NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_TOTAL
     {

     };
#if defined(__EGPRS_MODE__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID :NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_LID)
     l1cal_tx_power_rollback_T *NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_TOTAL
     {

     };
#endif /*__EGPRS_MODE__*/
#endif /*__PS_SERVICE__*/

#if defined(__2G_TX_POWER_CONTROL_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TXPC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TXPC_LID)
     l1cal_txpc_T *NVRAM_EF_L1_GMSK_TXPC_TOTAL
     {

     };

#if defined(__EPSK_TX__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TXPC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TXPC_LID)
     l1cal_txpc_T *NVRAM_EF_L1_EPSK_TXPC_TOTAL
     {

     };
#endif /*__EPSK_TX__*/
#endif /*__2G_TX_POWER_CONTROL_SUPPORT__*/

#if defined(__MULTI_LNA_MODE_CALIBRATION_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_LNAPATHLOSS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_LNAPATHLOSS_LID)
     l1cal_lnaPathLoss_T *NVRAM_EF_L1_LNAPATHLOSS_TOTAL
     {

     };
#endif /*__MULTI_LNA_MODE_CALIBRATION_SUPPORT__*/

#if defined(__F32_XOSC_REMOVAL_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID)
     l1cal_cload_freq_offset_T *NVRAM_EF_L1_CLOAD_FREQ_OFFSET_TOTAL
     {

     };
#endif /*__F32_XOSC_REMOVAL_SUPPORT__*/

#if defined(__2G_TX_GAIN_RF_CALIBRATION__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GAINRF_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GAINRF_LID)
l1cal_gainrf_T *NVRAM_EF_L1_GAINRF_LID_TOTAL
{

};
#endif

#if defined(__TX_POWER_OFFSET_SUPPORT__) || defined (__SAR_TX_POWER_BACKOFF_SUPPORT__)



/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_TOTAL
{

};
#endif   /* __TX_POWER_OFFSET_SUPPORT__  || __SAR_TX_POWER_BACKOFF_SUPPORT__*/

#if defined(__TAS_SUPPORT__)||defined(__TAS_FOR_C2K_ONOFF_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID)
     l1_tas_custom_params_T *NVRAM_EF_L1_TAS_CUSTOM_PARAMES_TOTAL
     {

     };
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID)
     l1_tas_custom_pdata_T *NVRAM_EF_L1_TAS_CUSTOM_PDATA_TOTAL
     {

     };
   #if defined( __TAS_ANTENNA_IDX_ON_TEST_SIM__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TAS_INIT_ANT_
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TAS_ANT_INIT_PARAMES_LID)
     l1_tas_init_ant_params_T *NVRAM_EF_L1_TAS_ANT_INIT_PARAMES_TOTAL
     {

     };   
   #endif
#endif

#if IS_2G_DAT_SUPPORT
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_DAT_CUSTOM_FE_ROUTE_PARAMES_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_DAT_CUSTOM_FE_ROUTE_PARAMES_LID)
     L1D_CUSTOM_DAT_FE_ROUTE_NVRAM_T *NVRAM_EF_L1_DAT_CUSTOM_FE_ROUTE_PARAMES_TOTAL
     {

     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_A_PARAMES_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_A_PARAMES_LID)
     L1D_CUSTOM_DAT_FE_CAT_A_NVRAM_T *NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_A_PARAMES_TOTAL
     {

     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_B_PARAMES_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_B_PARAMES_LID)
     L1D_CUSTOM_DAT_FE_CAT_B_NVRAM_T *NVRAM_EF_L1_DAT_CUSTOM_FE_CAT_B_PARAMES_TOTAL
     {

     };
#endif


#if 1//defined(__ENABLE_MMPOC__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_RFC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RFC_LID)
l1cal_mmrfc_result_T *NVRAM_EF_L1_RFC_LID_TOTAL
{

};
#endif   /* __ENABLE_MMPOC__ */

#if defined(__2G_RF_CUSTOM_TOOL_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_2G_RF_PARAMETER_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_2G_RF_PARAMETER_LID)
     l1d_rf_custom_input_data_T *NVRAM_EF_L1_2G_RF_PARAMETER_TOTAL
     {
      start:"#U_0x12345678_L_0x12345678";                    // the special pattern of start position
      version:"";                                            // Struct Version ID
      RF_Type:"";                                            // RF type
      is_data_update:"#U_1_L_1";                             // default is false, and will be changed  as true after tool update

      RF_BPI_Variable:"";

      RF_Timing_Variable:""{};
      RF_Timing_Variable.xQB_RX_FENA_2_FSYNC:"#U_32767"{};
      RF_Timing_Variable.xQB_RX_FSYNC_2_FENA:"#U_32767"{};
      RF_Timing_Variable.xQB_TX_FENA_2_FSYNC:"#U_32767"{};
      RF_Timing_Variable.xQB_TX_FSYNC_2_FENA:"#U_32767"{};
      RF_Timing_Variable.xQB_SR0:"#U_32767"{};
      RF_Timing_Variable.xQB_SR1:"#U_32767"{};
      RF_Timing_Variable.xQB_SR2:"#U_32767"{};
      RF_Timing_Variable.xQB_SR3:"#U_32767"{};
      RF_Timing_Variable.xQB_SR2M:"#U_32767"{};
      RF_Timing_Variable.xQB_PR1:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2B:"#U_32767"{};
      RF_Timing_Variable.xQB_PR3:"#U_32767"{};
      RF_Timing_Variable.xQB_PR3A:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2M1:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2M2:"#U_32767"{};
      RF_Timing_Variable.xQB_ST0:"#U_32767"{};
      RF_Timing_Variable.xQB_ST1:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2B:"#U_32767"{};
      RF_Timing_Variable.xQB_ST3:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2M_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2M_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_PT1:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2B:"#U_32767"{};
      RF_Timing_Variable.xQB_PT3:"#U_32767"{};
      RF_Timing_Variable.xQB_PT3A:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M1_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M2_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M3_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M1_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M2_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M3_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_APCON:"#U_32767"{};
      RF_Timing_Variable.xQB_APCMID:"#U_32767"{};
      RF_Timing_Variable.xQB_APCOFF:"#U_32767"{};
      RF_Timing_Variable.xQB_APCDACON:"#U_32767"{};

      RF_APC_Compensate_Variable:""{};
      RF_APC_Compensate_Variable.xBAT_VOLTAGE_SAMPLE_PERIOD:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_VOLTAGE_AVERAGE_COUNT:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_TEMPERATURE_SAMPLE_PERIOD:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_TEMPERATURE_AVERAGE_COUNT:"#U_10000"{};
      //RF_APC_Compensate_Variable.xBAT_LOW_VOLTAGE:"#U_10000"{};
      //RF_APC_Compensate_Variable.xBAT_HIGH_VOLTAGE:"#U_10000"{};
      //RF_APC_Compensate_Variable.xBAT_LOW_TEMPERATURE:"#U_10000"{};
      //RF_APC_Compensate_Variable.xBAT_HIGH_TEMPERATURE:"#U_10000"{};
      RF_APC_Compensate_Variable.xRF_TEMPERATURE_SAMPLE_PERIOD:"#U_10000"{};
      RF_APC_Compensate_Variable.xRF_TEMPERATURE_AVERAGE_COUNT:"#U_10000"{};

      RF_PCL_Varaible:"";
      RF_Lbmod_GC_Variable:"";
      RF_Hbmod_GC_Variable:"";
      RF_ITC_PCL_Variable:"";

      RF_TX_PowerFeedback_Variable:""{};
      //RF_TX_PowerFeedback_Variable.xCLOSED_LOOP_TXPC_TYPE:"#U_127"{};
      RF_TX_PowerFeedback_Variable.xQB_TX_SAMPLE_OFFSET_GMSK:"#U_32767"{};
      RF_TX_PowerFeedback_Variable.xQB_TX_SAMPLE_OFFSET_EPSK:"#U_32767"{};
      RF_TX_PowerFeedback_Variable.xTXPC_EPSK_TP_SLOPE_LB:"#U_32767"{};
      RF_TX_PowerFeedback_Variable.xTXPC_EPSK_TP_SLOPE_HB:"#U_32767"{};

      //RF_TX_Power_Rollback_Variable:""{};

      RF_RX_Band_Variable:""{};

      RF_Others_Variable:""{};
      //RF_Others_Variable.xXO_CapID:"#U_10000"{};
      //RF_Others_Variable.xafc_dac_default:"#U_32767"{};
      //RF_Others_Variable.xafc_inv_slope:"#U_32767"{};
      RF_Others_Variable.xEGSM_DISABLE:"#U_127"{};
      //RF_Others_Variable.xGSM850_GSM900_SWAP:"#U_127"{};
      //RF_Others_Variable.xDCS1800_PCS1900_SWAP:"#U_127"{};
      RF_Others_Variable.xGSM_ERR_DET_ID:"#U_127"{};

      RF_AFC_Tracking_Variable:""{};
      RF_AFC_Tracking_Variable.xAFC_PREDICTION_ON:"#U_127"{};
      RF_AFC_Tracking_Variable.xAFC_PREDICTION_INTERVAL:"#U_32767"{};
      RF_AFC_Tracking_Variable.xAFC_PREDICTION_DECAYING_FACTOR:"#U_255"{};

      RF_CLK_Buffer_Variable:""{};

      end:"#U_0x87654321_L_0x87654321";                     // the special pattern of end1 position

     };
#endif

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_CUSTOM_BAND_SUPPORT_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CUSTOM_BAND_SUPPORT_LID)
     l1cal_l1CustomBandSupport_T *NVRAM_EF_L1_CUSTOM_BAND_SUPPORT_TOTAL
     {
      
     };

#if defined(__2G_MIPI_SUPPORT__)
   #ifdef __GSM850__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_TOTAL
     {

     };
   #endif
   #ifdef __EGSM900__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_TOTAL
     {

     };
   #endif
   #ifdef __DCS1800__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_TOTAL
     {

     };
   #endif
   #ifdef __PCS1900__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_TOTAL
     {

     };
   #endif
#endif

#if defined(__2G_TX_POWER_CONTROL_SUPPORT__)
#if !defined(__UMTS_RAT__) || !defined(__MTK_UL1_FDD__)|| defined(__MULTI_RAT_AFC_TADC_SHARE_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TEMPERATURE_ADC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TEMPERATURE_ADC_LID)
     l1cal_temperatureADC_T *NVRAM_EF_L1_TEMPERATURE_ADC_TOTAL
     {

     };
#endif /*!defined(__UMTS_RAT__) || !defined(__MTK_UL1_FDD__)|| defined(__MULTI_RAT_AFC_TADC_SHARE_SUPPORT__)*/
#endif /*__2G_TX_POWER_CONTROL_SUPPORT__*/

#if defined(__UMTS_RAT__) && defined(__MTK_UL1_FDD__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TEMP_DAC_LID)
     ul1cal_tempdacData_T *NVRAM_EF_UL1_TEMP_DAC_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND1_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND2_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND3_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND4_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND5_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND6_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND7_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND8_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND9_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND10_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND11_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND19_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND1_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND2_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND3_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND4_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND5_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND6_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND7_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND8_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND9_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND10_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND11_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND19_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
#endif /* __UMTS_RAT__ && __MTK_UL1_FDD__ */
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_AFCDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_AFCDATA_LID)
     l1cal_afcData_T *NVRAM_EF_L1_AFCDATA_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_TXIQ_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TXIQ_LID)
     l1cal_txiq_T *NVRAM_EF_L1_TXIQ_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RFSPECIALCOEF_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RFSPECIALCOEF_LID)
     l1cal_rfspecialcoef_T *NVRAM_EF_L1_RFSPECIALCOEF_TOTAL
     {
     };


#ifdef __PS_SERVICE__
#ifdef __GSM850__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_TOTAL
     {
     };


#endif
#ifdef __EGSM900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_TOTAL
     {
     };


#endif
#ifdef __DCS1800__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_TOTAL
     {
     };



#endif
#ifdef __PCS1900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_TOTAL
     {
     };


#endif
#endif /* __PS_SERVICE__ */


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_CRYSTAL_AFCDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CRYSTAL_AFCDATA_LID)
     l1cal_crystalAfcData_T *NVRAM_EF_L1_CRYSTAL_AFCDATA_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_CRYSTAL_CAPDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CRYSTAL_CAPDATA_LID)
     l1cal_crystalCapData_T *NVRAM_EF_L1_CRYSTAL_CAPDATA_TOTAL
     {
     };

 #if defined(__WIFI_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_MAC_ADDRESS_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_MAC_ADDRESS_LID)
     wndrv_cal_mac_addr_struct *NVRAM_EF_WNDRV_MAC_ADDRESS_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_TX_POWER_2400M_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TX_POWER_2400M_LID)
     wndrv_cal_txpwr_2400M_struct *NVRAM_EF_WNDRV_TX_POWER_2400M_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_TX_POWER_5000M_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TX_POWER_5000M_LID)
     wndrv_cal_txpwr_5000M_struct *NVRAM_EF_WNDRV_TX_POWER_5000M_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID)
     wndrv_cal_dac_dc_offset_struct *NVRAM_EF_WNDRV_DAC_DC_OFFSET_TOTAL
     {
     };

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TX_ALC_POWER_LID)
     wndrv_cal_tx_ALC_2400M_struct *NVRAM_EF_WNDRV_TX_ALC_POWER_TOTAL
     {
     };

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_LID)
     wndrv_cal_setting_trim_thermo_struct *NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_TOTAL
     {
     };

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_ALC_SLOPE_LID)
     wndrv_cal_ALC_Slope_2400M_struct *NVRAM_EF_WNDRV_ALC_SLOPE_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_TPCFF_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TPCFF_LID)
     wndrv_cal_txpwr_cal_free_flow_struct *NVRAM_EF_WNDRV_TPCFF_TOTAL
     {
     };

 #endif /* defined(__WIFI_SUPPORT__) */

 #ifndef __L1_STANDALONE__

     LID_BIT VER_LID(NVRAM_EF_AS_BAND_SETTING_LID) nvram_ef_as_band_setting_struct * NVRAM_EF_AS_BAND_SETTING_TOTAL{};

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_BAND_INFO_LID)
     nvram_ef_band_info_struct *NVRAM_EF_BAND_INFO_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
***  Logical Data Item ID : NVRAM_EF_GAS_WORKING_BAND_INFO_LID
***
***  Module: GAS
***
***  Description: GAS use this table to find recodded mcc/working band 
***
***  Maintainer:
***
***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_GAS_WORKING_BAND_INFO_LID)
     nvram_ef_gas_workung_band_info_struct *NVRAM_EF_GAS_WORKING_BAND_INFO_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_TST_FILTER_LID
  ***
  ***  Module: TST
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
/* Lisen 0604 TST */
     LID_BIT VER_LID(NVRAM_EF_TST_FILTER_LID)
     nvram_ef_tst_filter_struct *NVRAM_EF_TST_FILTER_TOTAL
     {
         nvram_ef_tst_filter:"tst specific data"
         {
         };
     };
     LID_BIT VER_LID(NVRAM_EF_DHL_FILTER_LID)
     nvram_ef_dhl_filter_struct *NVRAM_EF_DHL_FILTER_TOTAL
     {
         nvram_ef_dhl_filter:"dhl-specific data"
         {
         };
     };
     LID_BIT VER_LID(NVRAM_EF_DSP_FILTER_LID)
     nvram_ef_dsp_filter_struct *NVRAM_EF_DSP_FILTER_TOTAL
     {
	     nvram_ef_dsp_filter:"dsp-specific data"
	     {
	     };
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_GAS_CSG_FINGERPRINT_LID
  ***
  ***  Module: TST
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT VER_LID(NVRAM_EF_GAS_CSG_FINGERPRINT_LID)
     nvram_ef_gas_csg_fingerprint_struct *NVRAM_EF_GAS_CSG_FINGERPRINT_TOTAL
     {
     };

LID_BIT VER_LID(NVRAM_EF_NET_PAR_LID) nvram_ef_net_par_struct * NVRAM_EF_NET_PAR_TOTAL{};

#ifdef __BAND_BLOCK__
LID_BIT VER_LID(NVRAM_EF_BAND_BLOCK_LID) nvram_band_block_struct * NVRAM_EF_BAND_BLOCK_TOTAL{};
#endif

#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
LID_BIT VER_LID(NVRAM_EF_PREV_VISITED_CELL_INFO_LID) nvram_ef_prev_visited_cell_info_struct * NVRAM_EF_PREV_VISITED_CELL_INFO_TOTAL{};
LID_BIT VER_LID(NVRAM_EF_UE_CSG_LIST_LID) nvram_ef_ue_csg_list_struct * NVRAM_EF_UE_CSG_LIST_TOTAL{};
#endif

#if defined(__MA_L1__) || defined(__UMTS_RAT__)
LID_BIT VER_LID(NVRAM_EF_L1_3G_CAL_DATA_LID) nvram_ef_l1_3g_cal_data_struct * NVRAM_EF_L1_3G_CAL_DATA_TOTAL {};
#endif

#if 0 //!defined(__LOW_COST_SUPPORT_COMMON__) && defined(__FLC_SUPPORT__ )&& defined(__MTK_INTERNAL__)
/* under construction !*/
#endif /* !__LOW_COST_SUPPORT_COMMON__&&__MTK_INTERNAL__ && __FLC_SUPPORT__ */
 #endif /* __L1_STANDALONE__ */

#if defined (__E_COMPASS_SENSOR_SUPPORT__)
LID_BIT VER_LID(NVRAM_EF_ECOMPASS_DATA_LID) nvram_ef_ecompass_calibration* NVRAM_EF_ECOMPASS_DATA_TOTAL {};
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */

LID_BIT VER_LID(NVRAM_EF_SIM_ASSERT_LID) nvram_ef_sim_assert_struct* NVRAM_EF_SIM_ASSERT_TOTAL {};

/*
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_ADC_LID)
     ADC_CALIDATA *NVRAM_EF_ADC_TOTAL
     {
         ADCSlope:"ADC Slop";
         ADCOffset:"ADC Offset";
     };
*/

#ifdef  __BTMODULE_RFMD3500__
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_RFMD3500_LID)
     nvram_ef_btradio_rfmd3500_struct *NVRAM_EF_BTRADIO_RFMD3500_TOTAL
     {
     };
#endif
#ifdef  __BTMODULE_MT6601__
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_MT6601_LID)
     nvram_ef_btradio_mt6601_struct * NVRAM_EF_BTRADIO_MT6601_TOTAL
     {
     };
#endif
#ifdef  __BTMODULE_MT6611__
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_MT6611_LID)
     nvram_ef_btradio_mt6611_struct * NVRAM_EF_BTRADIO_MT6611_TOTAL
     {
     };
#endif
#if 0
#ifdef  __BTMODULE_MT6612__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
#ifdef __BTMODULE_MT6616__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
#endif

#if 0
#ifdef __BTMODULE_MT6236__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/* under construction !*/
#ifdef __BTMODULE_MT6256__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/* under construction !*/
#ifdef __BTMODULE_MT6276__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
#endif

#if  defined(__BTMODULE_MT6612__) || defined(__BTMODULE_MT6616__) || defined(__BTMODULE_MT6622__) || defined(__BTMODULE_MT6626__) ||defined(__BTMODULE_MT6236__) || defined(__BTMODULE_MT6256__) || defined(__BTMODULE_MT6276__)
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_MTK_BT_CHIP_LID)
     nvram_ef_btradio_mtk_bt_chip_struct * NVRAM_EF_BTRADIO_MTK_BT_CHIP_TOTAL
     {
     };
#endif

#if defined(__TST_DNT_LOGGING__)
     LID_BIT VER_LID(NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_LID)
     nvram_ef_ps_l2copro_filter_struct *NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_TOTAL
     {
         nvram_ef_ps_l2copro_filter:"l2copro specific data"
         {
         };
     };
#endif  //#if defined(__TST_DNT_LOGGING__)

LID_BIT VER_LID(NVRAM_EF_PORT_SETTING_LID)
     port_setting_struct *NVRAM_EF_PORT_SETTING_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_BARCODE_NUM_LID
  ***
  ***  Module: FT
  ***
  ***  Description: ME barcode number
  ***
  ***  Maintainer: YH Sung (2010 Sept)
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_BARCODE_NUM_LID)
     nvram_ef_barcode_num_struct *NVRAM_EF_BARCODE_NUM_TOTAL
     {
         nvram_ef_barcode_num:"Barcode Serial Number"
         {
         };
     };
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_CAL_FLAG_LID
  ***
  ***  Module: FT
  ***
  ***  Description:
  ***
  ***  Maintainer: YH Sung
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_CAL_FLAG_LID)
     nvram_cal_flag_struct *NVRAM_EF_CAL_FLAG_TOTAL
     {
     	   u1CalAllFlag:"Calibration flag for this phone"
     	   {
     	   };
     	   u1CalMarkNumber:"The number valid element of calibration mark"
     	   {
     	   };
     	   CalFlagMarks:"The 10-element array of calibration flag"
     	   {
     	   };

     };
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_CAL_DATA_CHECK_LID
  ***
  ***  Module: FT
  ***
  ***  Description:
  ***
  ***  Maintainer: YH Sung
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_CAL_DATA_CHECK_LID)
     nvram_cal_data_check_struct *NVRAM_EF_CAL_DATA_CHECK_TOTAL
     {
     	   u1ValidNum:"The number valid element of calibration data check"
     	   {
     	   };
     	   CalDataCheck:"The 225-element array of cal data check"
     	   {
     	   };
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_GPS_SETTING_DATA_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: James Liu
  ***
  ***********************************************************************/
#ifdef __GPS_SUPPORT__
     LID_BIT VER_LID(NVRAM_EF_GPS_SETTING_DATA_LID)
     nvram_ef_gps_setting_data_struct *NVRAM_EF_GPS_SETTING_DATA_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_MNL_SETTING_DATA_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: James Liu
  ***
  ***********************************************************************/
#ifdef __MNL_SUPPORT__
     LID_BIT VER_LID(NVRAM_EF_MNL_SETTING_DATA_LID)
     nvram_ef_mnl_setting_data_struct *NVRAM_EF_MNL_SETTING_DATA_TOTAL
     {
     };
#endif /* __MNL_SUPPORT__ */
#endif /* __GPS_SUPPORT__ */

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_BWCS_SETTING_DATA_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Saker Hsia
  ***
  ***********************************************************************/
#ifdef __WIFI_BT_SINGLE_ANTENNA_SUPPORT__
     LID_BIT VER_LID(NVRAM_EF_BWCS_SETTING_DATA_LID)
     nvram_ef_bwcs_setting_data_struct *NVRAM_EF_BWCS_SETTING_DATA_TOTAL
     {
     };
#endif /* __WIFI_BT_SINGLE_ANTENNA_SUPPORT__ */


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_NVRAM_UNIT_TEST_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: YenHung Chen
  ***
  ***********************************************************************/
#ifdef __NVRAM_UNIT_TEST__
LID_BIT VER_LID(NVRAM_EF_NVRAM_UNIT_TEST_LID)
    nvram_ef_nvram_unit_test_struct * NVRAM_EF_NVRAM_UNIT_TEST_TOTAL
    {
    };
#endif

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_NVRAM_MSP_TEST_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: YenHung Chen
  ***
  ***********************************************************************/
#ifdef __NVRAM_CRYPT_TEST__
LID_BIT VER_LID(NVRAM_EF_NVRAM_MSP_TEST_LID)
    nvram_ef_nvram_msp_test_struct * NVRAM_EF_NVRAM_MSP_TEST_TOTAL
    {
    };
#endif

// RF Calibration history NVRAM items
#ifdef __TC01__
LID_BIT VER_LID(NVRAM_EF_RF_CAL_ENV_LID)
     nvram_ef_rf_cal_env_struct *NVRAM_EF_RF_CAL_ENV_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_CAL_LOSS_SETTING_LID)
     nvram_ef_rf_cal_loss_setting_struct *NVRAM_EF_RF_CAL_LOSS_SETTING_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_TEST_POWER_RESULT_LID)
     nvram_ef_rf_test_power_result_struct *NVRAM_EF_RF_TEST_POWER_RESULT_TOTAL
     {
     };

#endif // #ifdef __TC01__

#ifdef __LTE_RAT__
/** EL1 RF Calibration */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_FREQADJTBL_LID)
     LTE_FreqAdjustTable *NVRAM_EF_EL1_FREQADJTBL_TOTAL
     {

     };

/** EL1D RF RX RSSI Table */     
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_0THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_1STBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_2NDBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_3RDBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_4THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_5THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_6THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_7THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_8THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_9THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_10THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_11THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_12THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_13THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_14THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_15THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_16THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_17THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_18THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_19THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_20THBAND_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_21THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_22THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_23THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_24THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_25THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_26THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_27THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_28THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_29THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_30THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_31THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_32THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_33THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_34THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_35THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_36THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_37THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_38THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_39THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_40THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_41THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_42THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_43THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_44THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_45THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_46THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_47THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_48THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_49THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_50THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_51THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_52THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_53THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_54THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_55THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_56THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_57THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_58THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_59THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_60THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_61THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_62THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_63THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE1_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE1_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_96THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_97THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_98THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_99THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_100THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_101THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_102THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_103THROUTE_LID)
     LTE_RX_PL_ROUTE_TYPE2_T *NVRAM_EF_EL1_RSSIGAINTBL_TYPE2_BAND_TOTAL
     {

     };

/** EL1D RF Tx DAC */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_0THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_5THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_6THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_7THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_8THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_9THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_10THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_11THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_12THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_13THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_14THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_15THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_16THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_17THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_18THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_19THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_20THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
     
/** EL1D RF Tx PA OCT level */     
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_0THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_1STBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_2NDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_3RDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_4THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_5THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_6THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_7THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_8THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_9THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_10THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_11THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_12THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_13THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_14THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_15THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_16THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_17THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_18THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_19THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_20THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };

/** EL1D PWRON CAL */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_0THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_1STBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_2NDBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_3RDBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_4THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_5THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_6THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_7THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_8THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_9THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_10THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_11THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_12THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_13THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_14THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_15THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_16THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_17THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_18THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_19THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_20THBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_LTE_B40_TX_SUBBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_TX_SUBBAND_T *NVRAM_EF_EL1_PWRONCAL_TX_SUBBAND_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_LTE_B41_TX_SUBBAND_LID)
     LTE_RF_POWER_ON_CAL_DATA_TX_SUBBAND_T *NVRAM_EF_EL1_PWRONCAL_TX_SUBBAND_TOTAL
     {

     };

/** EL1D PWRON CAL */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_2ND_PWRONCAL_0THBAND_LID)
     LTE_RF_2ND_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_2ND_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_2ND_PWRONCAL_1STBAND_LID)
     LTE_RF_2ND_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_2ND_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_2ND_PWRONCAL_2NDBAND_LID)
     LTE_RF_2ND_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_2ND_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_2ND_PWRONCAL_3RDBAND_LID)
     LTE_RF_2ND_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_2ND_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_2ND_PWRONCAL_4THBAND_LID)
     LTE_RF_2ND_POWER_ON_CAL_DATA_PER_BAND_T *NVRAM_EF_EL1_2ND_PWRONCAL_TOTAL
     {

     };

/** EL1D RF Tx ET */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_0THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_1STBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_2NDBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_3RDBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_4THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_5THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_6THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_7THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_8THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_9THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_10THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_11THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_12THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_13THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_14THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_15THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_16THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_17THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_18THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_19THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_20THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };

/** EL1D RF General Parammeters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETCOMPPARAM_LID)
     LTE_RfcEtCompParam_T *NVRAM_EF_EL1_ETCOMPPARAM_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TEMPERATUREDAC_LID)
     LTE_TemperatureDac_T *NVRAM_EF_EL1_TEMPERATUREDAC_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MPRADJTBL_LID)
     nvram_el1_mpr_struct *NVRAM_EF_EL1_MPRADJTBL_TOTAL
     {

     };
#if defined(__UL64QAM__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MPRADJTBL_64QAM_LID)
     nvram_el1_mpr_64qam_struct *NVRAM_EF_EL1_MPRADJTBL_64QAM_TOTAL
     {

     };
#endif
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_AMPRADJTBL_LID)
     nvram_el1_ampr_struct *NVRAM_EF_EL1_AMPRADJTBL_TOTAL
     {

     };

/** EL1D RF Customization data */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BAND_INDICATOR_LID)
     nvram_el1_band_ind_struct *NVRAM_EF_EL1_BAND_INDICATOR_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CA_BAND_INDICATOR_LID)
     nvram_el1_ca_band_ind_struct *NVRAM_EF_EL1_CA_BAND_INDICATOR_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RX_PDATABASE_LID)
     nvram_el1_rx_pdata_struct *NVRAM_EF_EL1_RX_PDATABASE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_PDATABASE_LID)
     nvram_el1_tx_pdata_struct *NVRAM_EF_EL1_TX_PDATABASE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ANT_PDATABASE_LID)
     nvram_el1_ant_pdata_struct *NVRAM_EF_EL1_ANT_PDATABASE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_VPA_CONFIG_DATABASE_LID)
     nvram_el1_vpa_config_struct *NVRAM_EF_EL1_VPA_CONFIG_DATABASE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_RXIO_LID)
     nvram_el1_rf_rxio_struct *NVRAM_EF_EL1_RF_RXIO_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_TXIO_LID)
     nvram_el1_rf_txio_struct *NVRAM_EF_EL1_RF_TXIO_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_FRONT_END_USAGE_TABLE_LID)
     nvram_el1_rf_fe_usage_struct *NVRAM_EF_EL1_RF_FRONT_END_USAGE_TABLE_TOTAL
     {

     };
    
/* RF BPI event offset */ 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RXON_BPIOFFSET_LID)
     nvram_el1_rxon_bpioffset_struct *NVRAM_EF_EL1_RXON_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXON_BPIOFFSET_LID)
     nvram_el1_txon_bpioffset_struct *NVRAM_EF_EL1_TXON_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RXOFF_BPIOFFSET_LID)
     nvram_el1_rxoff_bpioffset_struct *NVRAM_EF_EL1_RXOFF_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXOFF_BPIOFFSET_LID)
     nvram_el1_txoff_bpioffset_struct *NVRAM_EF_EL1_TXOFF_BPIOFFSET_TOTAL
     {

     };

/* Dynamic Radio-setting Dedicated Image (DRDI) */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID)
     nvram_el1_dynamic_init_debug_struct *NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_TOTAL
     {

     };

/* Single ANT Feature */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_RX_PATH_CONFIG_LID)
     nvram_el1_rf_rx_path_config_struct *NVRAM_EF_EL1_RF_RX_PATH_CONFIG_TOTAL
     {

     };

/* Single ANT Feature for SCC */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_RX_PATH_S_CONFIG_LID)
     nvram_el1_rf_rx_path_config_struct *NVRAM_EF_EL1_RF_RX_PATH_S_CONFIG_TOTAL
     {

     };

/* AMPR Special handle case Feature */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_AMPR_VZW_FEATURE_LID)
     nvram_el1_ampr_vzw_feature_struct *NVRAM_EF_EL1_AMPR_VZW_FEATURE_TOTAL
     {

     };

/*MIPI Feature*/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_FEATURE_LID)
     nvram_el1_mipi_feature_struct *NVRAM_EF_EL1_MIPI_FEATURE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_0THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_1STBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_2NDBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_3RDBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_4THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_5THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_6THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_7THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_8THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_9THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_10THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_11THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_12THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_13THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_14THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_15THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_16THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_17THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_18THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_19THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_20THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_0THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_1STBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_4THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_5THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_6THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_7THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_8THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_9THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_10THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_11THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_12THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_13THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_14THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_15THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_16THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_17THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_18THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_19THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_20THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_0THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_1STBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_4THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_5THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_6THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_7THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_8THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_9THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_10THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_11THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_12THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_13THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_14THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_15THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_16THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_17THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_18THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_19THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_20THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_0THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_1STBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_2NDBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_3RDBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_4THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_5THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_6THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_7THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_8THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_9THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_10THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_11THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_12THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_13THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_14THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_15THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_16THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_17THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_18THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_19THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_20THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_0THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_1STBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_2NDBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_3RDBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_4THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_5THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_6THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_7THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_8THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_9THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_10THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_11THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_12THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_13THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_14THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_15THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_16THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_17THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_18THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_19THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_20THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
     
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_0THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_1STBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_2NDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_3RDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_4THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_5THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_6THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_7THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_8THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_9THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_10THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_11THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_12THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_13THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_14THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_15THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_16THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_17THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_18THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_19THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_20THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };

/*** MIPI BYPASS Feature ***/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_0THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_1STBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_4THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_0THBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_1STBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_2NDBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_3RDBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_4THBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_0THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_1STBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_4THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_0THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
     
#if IS_4G_TX_POWER_OFFSET_SUPPORT || IS_4G_SAR_TX_POWER_OFFSET_SUPPORT
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_0THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_1STBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_2NDBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_3RDBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_4THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_5THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_6THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_7THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_8THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_9THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_10THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_11THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_12THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_13THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_14THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_15THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_16THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_17THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_18THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_19THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_20THBAND_LID)
     LTE_TXPOWEROFFSETDATA *NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL
     {

     };
#endif

#if IS_4G_HPUE_FEATURE_SUPPORT
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_AMPR_NS04_HPUE_LID)
    nvram_el1_ampr_ns04_hpue_struct *NVRAM_EF_EL1_AMPR_NS04_HPUE_TOTAL
    {
    
    };
#endif

/*** TX Power Offset Feature ***/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_BACKOFF_LID)
     nvram_el1_rf_tx_power_backoff_struct *NVRAM_EF_EL1_TX_POWER_BACKOFF_TOTAL
     {

     };
     
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDAC_0THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_BYPASS_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_BYPASS_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_BYPASS_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_BYPASS_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_BYPASS_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_0THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_1STBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_2NDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_3RDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_4THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_BYPASS_TXPAOCTLEV_BAND_TOTAL
     {
     };
//#if defined(__TAS_SUPPORT__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TAS_PARAMETER_LID)
     LTE_RF_TAS_PARAMETER *NVRAM_EF_EL1_TAS_PARAMETER_TOTAL
     {

     };

   #if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TAS_OTHER_LID)
     LTE_RF_TAS_OTHER *NVRAM_EF_EL1_TAS_OTHER_TOTAL
     {

     };
   #endif
//#endif

#if defined(__TAS_ANTENNA_IDX_ON_TEST_SIM__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TAS_INIT_IND_LID)
	 nvram_el1_tas_init_ant_ind_struct *NVRAM_EF_EL1_TAS_INIT_IND_TOTAL
	 {
	 };
#endif

/*DAT Feature*/
#if defined(__DYNAMIC_ANTENNA_TUNING__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DAT_FEATURE_ENABLE_LID)
    LTE_DAT_FEATURE_ENABLE_T *NVRAM_EF_EL1_DAT_FEATURE_ENABLE_TOTAL
    {
    };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DAT_ROUTE_DATABASE_LID)
    LTE_CUSTOM_DAT_FE_ROUTE_DATABASE_T *NVRAM_EF_EL1_DAT_ROUTE_DATABASE_TOTAL
    {
    };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DAT_LINKAGE_DATABASE_LID)
    LTE_CUSTOM_CA_DAT_LINKAGE_DATABASE_T *NVRAM_EF_EL1_DAT_LINKAGE_DATABASE_TOTAL
    {
    };
#endif

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_SPLIT_BAND_IND_LID)
     nvram_el1_split_band_ind_data_struct *NVRAM_EF_EL1_SPLIT_BAND_IND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PARTIAL_BAND_IND_LID)
     nvram_el1_partial_band_ind_data_struct *NVRAM_EF_EL1_PARTIAL_BAND_IND_TOTAL
     {
     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_SPLIT_RFDATABASE_LID)
     nvram_el1_split_rfdatabase_data_struct *NVRAM_EF_EL1_SPLIT_RFDATABASE_TOTAL
     {
     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_BAND_IND_LID)
     nvram_el1_bypass_band_ind_data_struct *NVRAM_EF_EL1_BYPASS_BAND_IND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_RFDATABASE_LID)
     nvram_el1_bypass_rfdatabase_data_struct *NVRAM_EF_EL1_BYPASS_RFDATABASE_TOTAL
     {
     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_BAND_IND_LID)
     nvram_el1_tx_hrm_band_ind_struct *NVRAM_EF_EL1_TX_HRM_BAND_IND_TOTAL
     {
     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDAC_0THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_0THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_1STBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_2NDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_3RDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_4THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXPAOCTLEV_BAND_TOTAL
     {
     };
#if (IS_4G_DPD_SUPPORT || IS_4G_CIM3_SUPPORT)
//DPD feature
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FEATURE_LID)
     nvram_el1_dpd_feature_struct *NVRAM_EF_EL1_DPD_FEATURE_TOTAL
     {
      
     };
/** EL1D RF Tx DPD DAC */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_0THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_5THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_6THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_7THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_8THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_9THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_10THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_11THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_12THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_13THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_14THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_15THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_16THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_17THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_18THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_19THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDDAC_20THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
      
     };
     
/** EL1D RF Tx DPD PA OCT level */	  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_0THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_1STBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_2NDBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_3RDBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_4THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_5THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_6THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_7THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_8THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_9THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_10THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_11THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_12THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_13THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_14THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_15THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_16THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_17THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_18THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_19THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDPDPAOCTLEV_20THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
      
     };
     
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_0THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_1STBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_2NDBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_3RDBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_4THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_5THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_6THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_7THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_8THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_9THBAND_LID)  
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_10THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_11THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_12THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_13THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_14THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_15THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_16THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_17THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_18THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_19THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };																  
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TPC_EVENT_20THBAND_LID) 
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_TPC_EVENT_TOTAL
     {																  
     																  
     };	
     
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_0THBAND_LID)																 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_1STBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_2NDBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_3RDBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_4THBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_5THBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_6THBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_7THBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_8THBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_9THBAND_LID) 
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_10THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_11THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_12THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_13THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_14THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_15THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_16THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_17THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_18THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_19THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };																		   
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_20THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_PA_TPC_SECTION_DATA_TOTAL
     {																		   
     																		   
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDDAC_0THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_0THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_1STBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_2NDBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_3RDBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_TXDPDPAOCTLEV_4THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_0THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_1STBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_4THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_DPD_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_0THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_DPD_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDDAC_0THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TX_HRM_TXDPDDAC_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_0THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_1STBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_2NDBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_3RDBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_4THBAND_LID)
     LTE_DPD_sPAOCTLVLSETTING *NVRAM_EF_EL1_TX_HRM_TXDPDPAOCTLEV_BAND_TOTAL
     {
     };
#endif

#if IS_4G_DPD_SUPPORT

/* DPD support band */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BAND_INDICATOR_LID)
   nvram_el1_dpd_band_ind_struct *NVRAM_EF_EL1_DPD_BAND_INDICATOR_TOTAL
   {
   
   };

/* DPD factory cal common setting and algo parameters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_0THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_1THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_2THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_3THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_4THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_5THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_6THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_7THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_8THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_9THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_10THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_11THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_12THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_13THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_14THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_15THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_16THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_17THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_18THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_19THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_20THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

/* DPD BYPASS factory cal common setting and algo parameters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_0THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_1THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_2THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_3THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_COMMON_ALGO_PARAM_4THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

/* DPD TX_HRM factory cal common setting and algo parameters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_0THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_1THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_2THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_3THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_COMMON_ALGO_PARAM_4THBAND_LID)
   MMRfTestDPDFacParamSet *NVRAM_EF_EL1_DPD_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

   #if IS_DPD_LUT_SIZE_GAIN_NUM_40
      /* DPD AM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      /* DPD PM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 			 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };  
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 		 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };  
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 			 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };

      /* DPD BYPASS AM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      /* DPD BYPASS PM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      /* DPD TX_HRM AM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };   
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_GROUP_A_LID)
      	 DPDAMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_GROUP_B_LID)
      	 DPDAMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_GROUP_C_LID)
      	 DPDAMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_AM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      /* DPD TX_HRM PM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 	 
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 }; 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_GROUP_A_LID)
      	 DPDPMLutGroupAPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_A_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_GROUP_B_LID)
      	 DPDPMLutGroupBPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_B_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_GROUP_C_LID)
      	 DPDPMLutGroupCPerLID *NVRAM_EF_EL1_DPD_FAC_PM_LUT_GROUP_C_TOTAL
      	 {
      
      	 };
	    
   #elif IS_DPD_LUT_SIZE_GAIN_NUM_8_OR_16
      
      /* DPD AM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_0THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_1THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_2THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_3THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_4THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_5THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_6THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_7THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_8THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_9THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_10THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_11THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_12THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_13THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_14THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_15THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_16THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_17THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_18THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_19THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_AM_LUT_20THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };   	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	 
      
      /* DPD PM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_0THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_1THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_2THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_3THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_4THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_5THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_6THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_7THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_8THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_9THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_10THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_11THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_12THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_13THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_14THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_15THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_16THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_17THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_18THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_19THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_FAC_PM_LUT_20THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };   	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	    	 
      
      /* DPD BYPASS AM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_0THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_1THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	   
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_2THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	   
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_3THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_AM_LUT_4THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      /* DPD BYPASS PM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_0THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_1THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_2THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_3THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_BYPASS_FAC_PM_LUT_4THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      /* DPD TX_HRM AM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_0THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 }; 
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_1THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_2THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_3THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_AM_LUT_4THBAND_LID)
      	 DPDAMLutPerBand *NVRAM_EF_EL1_DPD_FAC_AM_LUT_TOTAL
      	 {
      
      	 };
      	 
      /* DPD TX_HRM PM LUT */  
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_0THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };  
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_1THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_2THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_3THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
      	 
      LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_DPD_TX_HRM_FAC_PM_LUT_4THBAND_LID)
      	 DPDPMLutPerBand *NVRAM_EF_EL1_DPD_FAC_PM_LUT_TOTAL
      	 {
      
      	 };
   #endif	 
	 
#endif

#if IS_4G_CIM3_SUPPORT

/* CIM3 feature */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FEATURE_LID)
   nvram_el1_cim3_feature_struct *NVRAM_EF_EL1_CIM3_FEATURE_TOTAL
   {
   
   };   

/* CIM3 support band */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BAND_INDICATOR_LID)
   nvram_el1_cim3_band_ind_struct *NVRAM_EF_EL1_CIM3_BAND_INDICATOR_TOTAL
   {
   
   };

/* CIM3 factory cal common setting and algo parameters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_0THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_1THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_2THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_3THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_4THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_5THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_6THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_7THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_8THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_9THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_10THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_11THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_12THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_13THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_14THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_15THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_16THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_17THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_18THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_19THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_20THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   }; 																																					 

 /* CIM3 LUT */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_0THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };    

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_1THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_2THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_3THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_4THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_5THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_6THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_7THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_8THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_9THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_10THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_11THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_12THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_13THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_14THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_15THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_16THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_17THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_18THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_19THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_FAC_LUT_20THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };

/* CIM3 BYPASS factory cal common setting and algo parameters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_0THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_1THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_2THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_3THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_COMMON_ALGO_PARAM_4THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

 /* CIM3 BYPASS LUT */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_0THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };    

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_1THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_2THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_3THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_BYPASS_FAC_LUT_4THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };

/* CIM3 TX_HRM factory cal common setting and algo parameters */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_0THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_1THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_2THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_3THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_COMMON_ALGO_PARAM_4THBAND_LID)
   MMRfTestCIM3FacParamSet *NVRAM_EF_EL1_CIM3_FAC_COMMON_ALGO_PARAM_TOTAL
   {
   
   };

 /* CIM3 TX_HRM LUT */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_0THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };    

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_1THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_2THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_3THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
	 
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CIM3_TX_HRM_FAC_LUT_4THBAND_LID)
   MMRfTestCIM3LutPerBand *NVRAM_EF_EL1_CIM3_FAC_LUT_TOTAL
   {
   
   };
#endif  // for #if IS_4G_CIM3_SUPPORT 

#if IS_4G_PCFE_SA_TUNE_PARA_SUPPORT || IS_4G_DPD_SUPPORT
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PCFE_SA_TUNE_CUSTOM_PARA_LID)
   PCFESATuneParaCustomLID *NVRAM_EF_EL1_PCFE_SA_TUNE_CUSTOM_PARA_TOTAL
   {
   
   };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PCFE_DPD_CIM3_OTFC_TUNE_PARA_LID)
   PCFEDPDCIM3OTFCParaLID *NVRAM_EF_EL1_PCFE_DPD_CIM3_OTFC_TUNE_PARA_TOTAL
   {
   
   };
#endif  // for #if IS_4G_PCFE_SA_TUNE_PARA_SUPPORT

/* ET feature */

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_0THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_1THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_2THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_3THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_4THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_5THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_6THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_7THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_8THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_9THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_10THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_11THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_12THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_13THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_14THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_15THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_16THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_17THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_18THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_19THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_COMP_PARAM_20THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_0THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_1THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_2THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_3THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_COMP_PARAM_4THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_0THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_1THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_2THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_3THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_COMP_PARAM_4THBAND_LID)
     nvram_el1_et_comp_param_data_struct *NVRAM_EF_EL1_ET_COMP_PARAM_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_0THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_1THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_2THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_3THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_4THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_5THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_6THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_7THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_8THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_9THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_10THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_11THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_12THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_13THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_14THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_15THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_16THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_17THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_18THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_19THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ET_VIN_LUT_TBL_20THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_0THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_1THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_2THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_3THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BYPASS_ET_VIN_LUT_TBL_4THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_0THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_1THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_2THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_3THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_HRM_ET_VIN_LUT_TBL_4THBAND_LID)
     nvram_el1_et_vin_lut_tbl_data_struct *NVRAM_EF_EL1_ET_VIN_LUT_TBL_BAND_TOTAL
     {

     };

// #ifdef __REL10__: t3346
LID_BIT VER_LID(NVRAM_EF_MM_EMM_T3346_INFO_LID)
    nvram_ef_t3346_timer_info_struct * NVRAM_EF_MM_EMM_T3346_INFO_TOTAL
    {
        t3346_plmn:"t3346_plmn"
        {
        };
        is_t3346_in_eqplmn_list:"is_t3346_in_eqplmn_list"
        {
        };
        t3346_expire_time:"t3346_expire_time"
        {
        };
    };
// #endif

LID_BIT VER_LID(NVRAM_EF_EL1D_FEATURE_LID)
     LTE_EL1D_FEATURE_NVRAM_T * NVRAM_EF_EL1D_FEATURE_TOTAL
     {     
         el1d_tx: "tx" 
         {
         
         };
         el1d_rx: "rx" 
         {
         
         };
         el1d_cs: "cs" 
         {
         
         };
         el1d_cm: "cm" 
         {
         
         };
         el1d_common: "common" 
         {
         
         };
     };

#endif

#if defined (__MTK_UL1_FDD__)
   #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)
/* PA 8-level control (for MT6276, MT6573) */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
   #endif // #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)

   #if defined(__UMTS_R8__)
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND1_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND2_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND3_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND4_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND5_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND6_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND7_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND8_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND9_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND10_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND11_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND19_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };

   // add by Wilson
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   #endif
#endif // #if defined (__MTK_UL1_FDD__)

/*** MMRF Related Nvram Items ***/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_RF_PARAMETER_LID)
     mml1_rf_custom_input_data_T *NVRAM_EF_MML1_RF_PARAMETER_TOTAL
     {

     };
#if defined(__ABB_TXDAC_CAL_ONLY_IN_FIRST_BOOT__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_ABB_TXDAC_CAL_LID)
     MMRF_AbbTxDacCal_T *NVRAM_EF_MML1_ABB_TXDAC_CAL_TOTAL
     {

     };
#endif
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_MIPI_INITIAL_CW_LID)
     nvram_mml1_mipi_initial_cw_struct *NVRAM_EF_MML1_MIPI_INITIAL_CW_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_MIPI_USID_CHANGE_LID)
     nvram_mml1_mipi_usid_change_struct *NVRAM_EF_MML1_MIPI_USID_CHANGE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_MIPI_HW_CHECK_LID)
     nvram_mml1_mipi_hw_check_struct *NVRAM_EF_MML1_MIPI_HW_CHECK_TOTAL
     {

     };
#ifdef __RF_DRDI_CAPABILITY_SUPPORT__
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_CUSTOM_DYNAMIC_INIT_LID)
     nvram_mml1_dynamic_init_struct *NVRAM_EF_MML1_CUSTOM_DYNAMIC_INIT_TOTAL
     {

     };
#endif
#if defined(__TX_POWER_OFFSET_SUPPORT__) || defined(__SAR_TX_POWER_BACKOFF_SUPPORT__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_TXPOWEROFFSET_LID)
     MML1_RF_TX_PWR_OFFSET_T *NVRAM_EF_MML1_TXPOWEROFFSET_TOTAL
     {
     
     };
#endif
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_CRYSTAL_LID)
     MML1_CRYSTAL_T *NVRAM_EF_MML1_CRYSTAL_TOTAL
     {

     };
//GPS Co-Tms cal data
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MML1_GPS_CO_TMS_DATA_LID)
     MML1_CO_TMS_CONFIG_T *NVRAM_EF_MML1_GPS_CO_TMS_DATA_TOTAL
     {

     };
// RF Calibration history NVRAM items
#ifdef __TC01__
LID_BIT VER_LID(NVRAM_EF_RF_CAL_ENV_LID)
     nvram_ef_rf_cal_env_struct *NVRAM_EF_RF_CAL_ENV_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_CAL_LOSS_SETTING_LID)
     nvram_ef_rf_cal_loss_setting_struct *NVRAM_EF_RF_CAL_LOSS_SETTING_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_TEST_POWER_RESULT_LID)
     nvram_ef_rf_test_power_result_struct *NVRAM_EF_RF_TEST_POWER_RESULT_TOTAL
     {
     };

#endif // #ifdef __TC01__

LID_BIT VER_LID(NVRAM_EF_TST_CONFIG_LID)
     tst_config_struct_t *NVRAM_EF_TST_CONFIG_TOTAL
     {
     };

#ifdef __HMU_ENABLE__
LID_BIT VER_LID(NVRAM_EF_HMU_CONFIG_LID)
    hmu_conf_struct *NVRAM_EF_HMU_CONFIG_TOTAL
    {
    };

LID_BIT VER_LID(NVRAM_EF_HMU_HD_CONFIG_LID)
    hmu_hd_conf_struct *NVRAM_EF_HMU_HD_CONFIG_TOTAL
    {
    };
#endif

#ifdef __NMU_ENABLE__
LID_BIT VER_LID(NVRAM_EF_NMU_CONFIG_LID)
    nmu_nvram_table_t *NVRAM_EF_NMU_CONFIG_TOTAL
    {
    };
#endif

END_NVRAM_DATA
#endif /* GEN_FOR_PC */
#endif /* __PCORE__ */
#endif /* NVRAM_NOT_PRESENT */
#endif /* NVRAM_EDTIOR_DATA_ITEM_SYSTEM_H */

