#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 15:50:35 2019
# Process ID: 23307
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1
# Command line: vivado
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/vivado.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.3 [current_project]
set_property  ip_repo_paths  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/vivado_ip_repo [current_project]
update_ip_catalog
update_ip_catalog -add_ip /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/impl/ip/xilinx_com_hls_hls_macc_1_0.zip -repo_path /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/vivado_ip_repo
create_bd_design "Zynq_Design"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.preset {ZC702}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "0" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_macc:1.0 hls_macc_0
endgroup
set_property location {2 525 85} [get_bd_cells processing_system7_0]
set_property location {1 660 261} [get_bd_cells hls_macc_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins hls_macc_0/S_AXI_HLS_MACC_PERIPH_BUS]
save_bd_design
connect_bd_net [get_bd_pins hls_macc_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
save_bd_design
generate_target all [get_files  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd]
catch { config_ip_cache -export [get_ips -all Zynq_Design_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_Design_hls_macc_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_Design_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all Zynq_Design_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd]
launch_runs -jobs 2 {Zynq_Design_processing_system7_0_0_synth_1 Zynq_Design_hls_macc_0_0_synth_1 Zynq_Design_rst_ps7_0_50M_0_synth_1 Zynq_Design_auto_pc_0_synth_1}
export_simulation -of_objects [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd] -directory /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.ip_user_files -ipstatic_source_dir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.cache/compile_simlib/questa} {ies=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.cache/compile_simlib/ies} {vcs=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd] -top
add_files -norecurse /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file mkdir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.sdk
file copy -force /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/impl_1/Zynq_Design_wrapper.sysdef /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.sdk/Zynq_Design_wrapper.hdf

launch_sdk -workspace /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.sdk -hwspec /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.sdk/Zynq_Design_wrapper.hdf
export_ip_user_files -no_script -force
export_simulation  -directory "/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1" -simulator xsim  -ip_user_files_dir "/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.ip_user_files" -ipstatic_source_dir "/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.ip_user_files/ipstatic" -use_ip_compiled_libs
launch_simulation
source Zynq_Design_wrapper.tcl
run all
close_sim
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd}
