Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep  3 09:18:48 2024
| Host         : BoronLi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file E_lock_control_sets_placed.rpt
| Design       : E_lock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+---------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | B0_inst/U3/E[0]    | B0_inst/U5/SR[0]    |                1 |              4 |
|  clk_IBUF_BUFG | B0_inst/U4/E[0]    | reset_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | B1_inst/U3/E[0]    | B1_inst/U5/SR[0]    |                1 |              4 |
|  clk_IBUF_BUFG | B1_inst/U4/E[0]    | reset_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | reset_inst/U3/E[0] | reset_inst/U5/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG | reset_inst/U4/E[0] | reset_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG |                    |                     |               11 |             15 |
|  clk_IBUF_BUFG |                    | B0_inst/U3/E[0]     |                5 |             20 |
|  clk_IBUF_BUFG |                    | B1_inst/U3/E[0]     |                5 |             20 |
|  clk_IBUF_BUFG |                    | reset_inst/U3/E[0]  |                5 |             20 |
+----------------+--------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     6 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


