{"Jungseob Lee": [0.9999361634254456, ["Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating", ["Jungseob Lee", "Nam Sung Kim"], "https://doi.org/10.1145/1629911.1629926", "dac", 2009]], "Nam Sung Kim": [0.9872660338878632, ["Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating", ["Jungseob Lee", "Nam Sung Kim"], "https://doi.org/10.1145/1629911.1629926", "dac", 2009]], "Sung Woo Chung": [1, ["Selective wordline voltage boosting for caches to manage yield under process variations", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", "dac", 2009]], "Jaeha Kim": [0.9453411847352982, ["Stochastic steady-state and AC analyses of mixed-signal systems", ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "https://doi.org/10.1145/1629911.1630011", "dac", 2009]], "Wounjhang Park": [0.9498477876186371, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Ik Joon Chang": [0.9843351393938065, ["A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors", ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "https://doi.org/10.1145/1629911.1630087", "dac", 2009]], "Hochang Jang": [0.5, ["Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization", ["Hochang Jang", "Taewhan Kim"], "https://doi.org/10.1145/1629911.1630115", "dac", 2009]], "Taewhan Kim": [1, ["Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization", ["Hochang Jang", "Taewhan Kim"], "https://doi.org/10.1145/1629911.1630115", "dac", 2009]], "Wooyoung Jang": [0.998606950044632, ["An SDRAM-aware router for Networks-on-Chip", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630117", "dac", 2009]], "Jun-hee Yoo": [0.8667702972888947, ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", "dac", 2009]], "Sungjoo Yoo": [1, ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", "dac", 2009]], "Kiyoung Choi": [1, ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", "dac", 2009]], "Yoonjin Kim": [0.9931565225124359, ["Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems", ["Yoonjin Kim", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1629911.1630123", "dac", 2009]], "Jaeho Lee": [0.9637002348899841, ["FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation", ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "https://doi.org/10.1145/1629911.1630125", "dac", 2009]], "Sanghyuk Jung": [0.9860439747571945, ["Hierarchical architecture of flash-based storage systems for high performance and durability", ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "https://doi.org/10.1145/1629911.1630144", "dac", 2009]], "Jin Hyuk Kim": [0.9958140552043915, ["Hierarchical architecture of flash-based storage systems for high performance and durability", ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "https://doi.org/10.1145/1629911.1630144", "dac", 2009]], "Insup Shin": [0.9706981182098389, ["Register allocation for high-level synthesis using dual supply voltages", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", "dac", 2009]], "Seungwhun Paik": [0.9998691529035568, ["Register allocation for high-level synthesis using dual supply voltages", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", "dac", 2009]], "Youngsoo Shin": [0.9997629821300507, ["Register allocation for high-level synthesis using dual supply voltages", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", "dac", 2009]]}