tst r0, 4
addls r1, r2, r0
and r2, r1, r0, lsr 2
