#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu May 04 17:43:32 2023
# Process ID: 12680
# Log file: D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/planAhead_run_2/planAhead.log
# Journal file: D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/pa.fromNetlist.tcl}
# create_project -name archivo_r -dir "D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/planAhead_run_2" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/archivo_r.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r} }
# set_property target_constrs_file "archivo_r.ucf" [current_fileset -constrset]
Adding file 'D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/archivo_r.ucf' to fileset 'constrs_1'
# add_files [list {archivo_r.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design archivo_r.ngc ...
WARNING:NetListWriters:298 - No output is written to archivo_r.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file archivo_r.edif ...
ngc2edif: Total memory usage is 4314820 kilobytes

Parsing EDIF File [./planAhead_run_2/archivo_r.data/cache/archivo_r_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/archivo_r.data/cache/archivo_r_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/archivo_r.ucf]
Finished Parsing UCF File [D:/XIMENA/Escritorio/arqui/p4 registro/archivo_r/archivo_r.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: f5c36589
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 812.734 ; gain = 365.348
