[2025-09-15 15:47:42] START suite=spec trace=401.bzip2-7B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/401.bzip2-7B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2102358 heartbeat IPC: 4.757 cumulative IPC: 4.757 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4161896 cumulative IPC: 4.806 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4161896 cumulative IPC: 4.806 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4161897 heartbeat IPC: 4.855 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 9548711 heartbeat IPC: 1.856 cumulative IPC: 1.856 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 14737982 heartbeat IPC: 1.927 cumulative IPC: 1.891 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 19754726 heartbeat IPC: 1.993 cumulative IPC: 1.924 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 25187955 heartbeat IPC: 1.841 cumulative IPC: 1.902 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 30124787 heartbeat IPC: 2.026 cumulative IPC: 1.926 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 34244735 heartbeat IPC: 2.427 cumulative IPC: 1.994 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 38700892 heartbeat IPC: 2.244 cumulative IPC: 2.027 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 43203008 heartbeat IPC: 2.221 cumulative IPC: 2.049 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 48635543 heartbeat IPC: 1.841 cumulative IPC: 2.024 (Simulation time: 00 hr 07 min 58 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 49198917 cumulative IPC: 2.033 (Simulation time: 00 hr 08 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 49198917 cumulative IPC: 2.033 (Simulation time: 00 hr 08 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/401.bzip2-7B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.033 instructions: 100000001 cycles: 49198917
CPU 0 Branch Prediction Accuracy: 92.92% MPKI: 10.99 Average ROB Occupancy at Mispredict: 34.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.99
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1971012
LQ_STALL: 46740
SQ_STALL: 9806


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 505.52042
REPLAY_LOAD: 105.29
NON_REPLAY_LOAD: 23.967667

== Total ==
ADDR_TRANS: 49541
REPLAY_LOAD: 10529
NON_REPLAY_LOAD: 1910942

== Counts ==
ADDR_TRANS: 98
REPLAY_LOAD: 100
NON_REPLAY_LOAD: 79730

cpu0->cpu0_STLB TOTAL        ACCESS:     136018 HIT:     135738 MISS:        280 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     136018 HIT:     135738 MISS:        280 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 616.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1687206 HIT:    1270049 MISS:     417157 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1167071 HIT:     934252 MISS:     232819 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     214103 HIT:      30192 MISS:     183911 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     305577 HIT:     305552 MISS:         25 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        455 HIT:         53 MISS:        402 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 46.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5299367 HIT:    5299367 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5299367 HIT:    5299367 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30870371 HIT:   28424278 MISS:    2446093 MSHR_MERGE:    1064460
cpu0->cpu0_L1D LOAD         ACCESS:   21121232 HIT:   19006876 MISS:    2114356 MSHR_MERGE:     947284
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9748579 HIT:    9417298 MISS:     331281 MSHR_MERGE:     117175
cpu0->cpu0_L1D TRANSLATION  ACCESS:        560 HIT:        104 MISS:        456 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 26.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4675548 HIT:    4675548 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    4675548 HIT:    4675548 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28876182 HIT:   28687276 MISS:     188906 MSHR_MERGE:      52888
cpu0->cpu0_DTLB LOAD         ACCESS:   28876182 HIT:   28687276 MISS:     188906 MSHR_MERGE:      52888
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.278 cycles
cpu0->LLC TOTAL        ACCESS:     628199 HIT:     577776 MISS:      50423 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     232819 HIT:     209790 MISS:      23029 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     183909 HIT:     156916 MISS:      26993 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     211069 HIT:     211069 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        402 HIT:          1 MISS:        401 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 133.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3522
  ROW_BUFFER_MISS:      46425
  AVG DBUS CONGESTED CYCLE: 5.181
Channel 0 WQ ROW_BUFFER_HIT:       5843
  ROW_BUFFER_MISS:      29560
  FULL:          0
Channel 0 REFRESHES ISSUED:       4100
[2025-09-15 15:56:26] END   suite=spec trace=401.bzip2-7B (rc=0)
