
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.98

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter_reg[1]$_DFFE_PN0P_/CLK ^
  -0.23 target latency counter_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net7 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.18    0.19    0.91 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    0.91 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.36    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     7    0.02    0.11    0.18    0.38 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.11    0.00    0.38 v _14_/B (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.04    0.09    0.47 ^ _14_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _05_ (net)
                  0.04    0.00    0.47 ^ _16_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.08    0.55 v _16_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00_ (net)
                  0.06    0.00    0.55 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.55   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.24   clock reconvergence pessimism
                         -0.05    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net7 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.18    0.19    0.91 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    0.91 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.91   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.00    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.18    5.42   library recovery time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.02    0.08    0.44    0.67 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.08    0.00    0.67 v _20_/D (sky130_fd_sc_hd__and4b_1)
     2    0.01    0.05    0.23    0.90 v _20_/X (sky130_fd_sc_hd__and4b_1)
                                         _09_ (net)
                  0.05    0.00    0.90 v _25_/A2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.23    1.13 v _25_/X (sky130_fd_sc_hd__a22o_1)
                                         _03_ (net)
                  0.04    0.00    1.13 v counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.00    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    5.23 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.12    5.11   library setup time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  3.98   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net7 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.18    0.19    0.91 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    0.91 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.91   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.00    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.18    5.42   library recovery time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.02    0.08    0.44    0.67 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.08    0.00    0.67 v _20_/D (sky130_fd_sc_hd__and4b_1)
     2    0.01    0.05    0.23    0.90 v _20_/X (sky130_fd_sc_hd__and4b_1)
                                         _09_ (net)
                  0.05    0.00    0.90 v _25_/A2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.23    1.13 v _25_/X (sky130_fd_sc_hd__a22o_1)
                                         _03_ (net)
                  0.04    0.00    1.13 v counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.00    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    5.23 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.12    5.11   library setup time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  3.98   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.2691456079483032

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4872859716415405

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8533

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04369356483221054

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9176

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.44    0.67 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.23    0.90 v _20_/X (sky130_fd_sc_hd__and4b_1)
   0.23    1.13 v _25_/X (sky130_fd_sc_hd__a22o_1)
   0.00    1.13 v counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.13   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.23 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.23   clock reconvergence pessimism
  -0.12    5.11   library setup time
           5.11   data required time
---------------------------------------------------------
           5.11   data required time
          -1.13   data arrival time
---------------------------------------------------------
           3.98   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.40    0.64 ^ counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.13    0.77 ^ _19_/X (sky130_fd_sc_hd__a21o_1)
   0.00    0.77 ^ counter_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    0.24   clock reconvergence pessimism
  -0.03    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2395

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2395

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.1317

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.9830

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
351.948396

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.92e-05   2.31e-05   4.72e-11   7.22e-05  45.8%
Combinational          2.83e-05   1.27e-05   7.54e-11   4.10e-05  26.0%
Clock                  3.00e-05   1.46e-05   1.50e-11   4.46e-05  28.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-04   5.04e-05   1.38e-10   1.58e-04 100.0%
                          68.1%      31.9%       0.0%
