digraph "CFG for '_Z11update_binsPjPiii' function" {
	label="CFG for '_Z11update_binsPjPiii' function";

	Node0x4e91f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 2, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = mul nuw nsw i32 %15, %11\l  %17 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %5\l  store i32 0, i32 addrspace(3)* %17, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %18 = icmp slt i32 %5, %3\l  br i1 %18, label %19, label %33\l|{<s0>T|<s1>F}}"];
	Node0x4e91f10:s0 -> Node0x4e95230;
	Node0x4e91f10:s1 -> Node0x4e952c0;
	Node0x4e95230 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i32 [ %30, %28 ], [ %5, %4 ]\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %24 = icmp eq i32 %23, %6\l  br i1 %24, label %25, label %28\l|{<s0>T|<s1>F}}"];
	Node0x4e95230:s0 -> Node0x4e95de0;
	Node0x4e95230:s1 -> Node0x4e95400;
	Node0x4e95de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%25:\l25:                                               \l  %26 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %27 = add i32 %26, 1\l  store i32 %27, i32 addrspace(3)* %17, align 4, !tbaa !7\l  br label %28\l}"];
	Node0x4e95de0 -> Node0x4e95400;
	Node0x4e95400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = icmp ule i32 %23, %6\l  %30 = add nuw nsw i32 %20, %16\l  %31 = icmp slt i32 %30, %3\l  %32 = select i1 %29, i1 %31, i1 false\l  br i1 %32, label %19, label %33, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4e95400:s0 -> Node0x4e95230;
	Node0x4e95400:s1 -> Node0x4e952c0;
	Node0x4e952c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%33:\l33:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %34 = icmp eq i32 %5, 0\l  %35 = icmp sgt i32 %2, 0\l  %36 = select i1 %34, i1 %35, i1 false\l  br i1 %36, label %37, label %100\l|{<s0>T|<s1>F}}"];
	Node0x4e952c0:s0 -> Node0x4e969b0;
	Node0x4e952c0:s1 -> Node0x4e96a00;
	Node0x4e969b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%37:\l37:                                               \l  %38 = zext i32 %6 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7\l  %41 = and i32 %2, 7\l  %42 = icmp ult i32 %2, 8\l  br i1 %42, label %83, label %43\l|{<s0>T|<s1>F}}"];
	Node0x4e969b0:s0 -> Node0x4e96dd0;
	Node0x4e969b0:s1 -> Node0x4e96e20;
	Node0x4e96e20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%43:\l43:                                               \l  %44 = and i32 %2, -8\l  br label %45\l}"];
	Node0x4e96e20 -> Node0x4e97020;
	Node0x4e97020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%45:\l45:                                               \l  %46 = phi i32 [ %40, %43 ], [ %79, %45 ]\l  %47 = phi i32 [ 0, %43 ], [ %80, %45 ]\l  %48 = phi i32 [ 0, %43 ], [ %81, %45 ]\l  %49 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %47\l  %50 = load i32, i32 addrspace(3)* %49, align 16, !tbaa !7\l  %51 = add i32 %46, %50\l  %52 = or i32 %47, 1\l  %53 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %52\l  %54 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !7\l  %55 = add i32 %51, %54\l  %56 = or i32 %47, 2\l  %57 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %56\l  %58 = load i32, i32 addrspace(3)* %57, align 8, !tbaa !7\l  %59 = add i32 %55, %58\l  %60 = or i32 %47, 3\l  %61 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %60\l  %62 = load i32, i32 addrspace(3)* %61, align 4, !tbaa !7\l  %63 = add i32 %59, %62\l  %64 = or i32 %47, 4\l  %65 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %64\l  %66 = load i32, i32 addrspace(3)* %65, align 16, !tbaa !7\l  %67 = add i32 %63, %66\l  %68 = or i32 %47, 5\l  %69 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %68\l  %70 = load i32, i32 addrspace(3)* %69, align 4, !tbaa !7\l  %71 = add i32 %67, %70\l  %72 = or i32 %47, 6\l  %73 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %72\l  %74 = load i32, i32 addrspace(3)* %73, align 8, !tbaa !7\l  %75 = add i32 %71, %74\l  %76 = or i32 %47, 7\l  %77 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %76\l  %78 = load i32, i32 addrspace(3)* %77, align 4, !tbaa !7\l  %79 = add i32 %75, %78\l  %80 = add nuw nsw i32 %47, 8\l  %81 = add i32 %48, 8\l  %82 = icmp eq i32 %81, %44\l  br i1 %82, label %83, label %45, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4e97020:s0 -> Node0x4e96dd0;
	Node0x4e97020:s1 -> Node0x4e97020;
	Node0x4e96dd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%83:\l83:                                               \l  %84 = phi i32 [ undef, %37 ], [ %79, %45 ]\l  %85 = phi i32 [ %40, %37 ], [ %79, %45 ]\l  %86 = phi i32 [ 0, %37 ], [ %80, %45 ]\l  %87 = icmp eq i32 %41, 0\l  br i1 %87, label %98, label %88\l|{<s0>T|<s1>F}}"];
	Node0x4e96dd0:s0 -> Node0x4e98ef0;
	Node0x4e96dd0:s1 -> Node0x4e98f40;
	Node0x4e98f40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d0473d70",label="{%88:\l88:                                               \l  %89 = phi i32 [ %94, %88 ], [ %85, %83 ]\l  %90 = phi i32 [ %95, %88 ], [ %86, %83 ]\l  %91 = phi i32 [ %96, %88 ], [ 0, %83 ]\l  %92 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ11update_binsPjPiiiE4temp, i32 0, i32 %90\l  %93 = load i32, i32 addrspace(3)* %92, align 4, !tbaa !7\l  %94 = add i32 %89, %93\l  %95 = add nuw nsw i32 %90, 1\l  %96 = add i32 %91, 1\l  %97 = icmp eq i32 %96, %41\l  br i1 %97, label %98, label %88, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x4e98f40:s0 -> Node0x4e98ef0;
	Node0x4e98f40:s1 -> Node0x4e98f40;
	Node0x4e98ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%98:\l98:                                               \l  %99 = phi i32 [ %84, %83 ], [ %94, %88 ]\l  store i32 %99, i32 addrspace(1)* %39, align 4, !tbaa !7\l  br label %100\l}"];
	Node0x4e98ef0 -> Node0x4e96a00;
	Node0x4e96a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%100:\l100:                                              \l  ret void\l}"];
}
