Analysis & Synthesis report for MyCPU
Fri Nov 25 21:42:01 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated
 13. Parameter Settings for User Entity Instance: RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 25 21:42:01 2022           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Standard Edition ;
; Revision Name                      ; MyCPU                                           ;
; Top-level Entity Name              ; MyCPU                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 1                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; MyCPU              ; MyCPU              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; RAM.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/365/Documents/FPGA/MyCPU/RAM.bdf                                        ;         ;
; src/ins_decode.v                 ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/ins_decode.v                               ;         ;
; src/reg_group.v                  ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v                                ;         ;
; src/ir.v                         ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/ir.v                                       ;         ;
; src/psw.v                        ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/psw.v                                      ;         ;
; src/pc.v                         ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/pc.v                                       ;         ;
; src/simple.v                     ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/simple.v                                   ;         ;
; src/shift.v                      ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/shift.v                                    ;         ;
; src/mux3_1.v                     ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v                                   ;         ;
; src/con_signal.v                 ; yes             ; User Verilog HDL File              ; C:/Users/365/Documents/FPGA/MyCPU/src/con_signal.v                               ;         ;
; MyCPU.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf                                      ;         ;
; LPM_RAM.v                        ; yes             ; User Wizard-Generated File         ; C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v                                      ;         ;
; rw.mif                           ; yes             ; User Memory Initialization File    ; C:/Users/365/Documents/FPGA/MyCPU/rw.mif                                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/software/intelfpga/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_obh1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |MyCPU                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |MyCPU              ; MyCPU       ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |MyCPU|RAM:inst11|LPM_RAM:inst ; LPM_RAM.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; psw:inst13|z                           ; Stuck at GND due to stuck port clock        ;
; psw:inst13|c                           ; Stuck at GND due to stuck port clock        ;
; reg_group:inst2|a[0..7]                ; Stuck at GND due to stuck port clock_enable ;
; reg_group:inst2|b[0..7]                ; Stuck at GND due to stuck port clock_enable ;
; reg_group:inst2|c[0..7]                ; Stuck at GND due to stuck port clock_enable ;
; pc:inst9|add[0..7]                     ; Lost fanout                                 ;
; ir:inst4|ir[0..7]                      ; Lost fanout                                 ;
; Total Number of Removed Registers = 42 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+----------------------+--------------------------------+----------------------------------------------------------------+
; Register name        ; Reason for Removal             ; Registers Removed due to This Register                         ;
+----------------------+--------------------------------+----------------------------------------------------------------+
; psw:inst13|z         ; Stuck at GND                   ; ir:inst4|ir[0], ir:inst4|ir[4], ir:inst4|ir[6], ir:inst4|ir[7] ;
;                      ; due to stuck port clock        ;                                                                ;
; reg_group:inst2|a[4] ; Stuck at GND                   ; ir:inst4|ir[1], ir:inst4|ir[2], ir:inst4|ir[3]                 ;
;                      ; due to stuck port clock_enable ;                                                                ;
; psw:inst13|c         ; Stuck at GND                   ; ir:inst4|ir[5]                                                 ;
;                      ; due to stuck port clock        ;                                                                ;
+----------------------+--------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; rw.mif               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_obh1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition
    Info: Processing started: Fri Nov 25 21:41:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyCPU -c MyCPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.bdf
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file src/ins_decode.v
    Info (12023): Found entity 1: ins_decode File: C:/Users/365/Documents/FPGA/MyCPU/src/ins_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/reg_group.v
    Info (12023): Found entity 1: reg_group File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/ir.v
    Info (12023): Found entity 1: ir File: C:/Users/365/Documents/FPGA/MyCPU/src/ir.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/psw.v
    Info (12023): Found entity 1: psw File: C:/Users/365/Documents/FPGA/MyCPU/src/psw.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file src/pc.v
    Info (12023): Found entity 1: pc File: C:/Users/365/Documents/FPGA/MyCPU/src/pc.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file src/sm.v
    Info (12023): Found entity 1: sm File: C:/Users/365/Documents/FPGA/MyCPU/src/sm.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/simple.v
    Info (12023): Found entity 1: simple File: C:/Users/365/Documents/FPGA/MyCPU/src/simple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/shift.v
    Info (12023): Found entity 1: shift File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/mux3_1.v
    Info (12023): Found entity 1: mux3_1 File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/con_signal.v
    Info (12023): Found entity 1: con_signal File: C:/Users/365/Documents/FPGA/MyCPU/src/con_signal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mycpu.bdf
    Info (12023): Found entity 1: MyCPU
Info (12021): Found 1 design units, including 1 entities, in source file lpm_ram.v
    Info (12023): Found entity 1: LPM_RAM File: C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v Line: 40
Info (12127): Elaborating entity "MyCPU" for the top level hierarchy
Warning (275013): Port "clk" of type psw and instance "inst13" is missing source signal
Info (12128): Elaborating entity "simple" for hierarchy "simple:inst"
Info (12128): Elaborating entity "con_signal" for hierarchy "con_signal:inst8"
Info (12128): Elaborating entity "ins_decode" for hierarchy "ins_decode:inst5"
Info (12128): Elaborating entity "ir" for hierarchy "ir:inst4"
Info (12128): Elaborating entity "shift" for hierarchy "shift:inst1"
Warning (10270): Verilog HDL Case Statement warning at shift.v(29): incomplete case statement has no default case item File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at shift.v(28): inferring latch(es) for variable "w", which holds its previous value in one or more paths through the always construct File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at shift.v(28): inferring latch(es) for variable "cf", which holds its previous value in one or more paths through the always construct File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "cf" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[0]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[1]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[2]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[3]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[4]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[5]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[6]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (10041): Inferred latch for "w[7]" at shift.v(28) File: C:/Users/365/Documents/FPGA/MyCPU/src/shift.v Line: 28
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst11"
Info (12128): Elaborating entity "LPM_RAM" for hierarchy "RAM:inst11|LPM_RAM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component" File: C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v Line: 89
Info (12130): Elaborated megafunction instantiation "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component" File: C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v Line: 89
Info (12133): Instantiated megafunction "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rw.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_obh1.tdf
    Info (12023): Found entity 1: altsyncram_obh1 File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_obh1" for hierarchy "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated" File: c:/software/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux3_1" for hierarchy "mux3_1:inst3"
Warning (10270): Verilog HDL Case Statement warning at mux3_1.v(28): incomplete case statement has no default case item File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at mux3_1.v(27): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[0]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[1]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[2]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[3]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[4]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[5]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[6]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (10041): Inferred latch for "y[7]" at mux3_1.v(27) File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Info (12128): Elaborating entity "pc" for hierarchy "pc:inst9"
Info (12128): Elaborating entity "reg_group" for hierarchy "reg_group:inst2"
Warning (10235): Verilog HDL Always Construct warning at reg_group.v(42): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at reg_group.v(43): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at reg_group.v(44): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 44
Warning (10270): Verilog HDL Case Statement warning at reg_group.v(41): incomplete case statement has no default case item File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at reg_group.v(47): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at reg_group.v(48): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at reg_group.v(49): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 49
Warning (10270): Verilog HDL Case Statement warning at reg_group.v(46): incomplete case statement has no default case item File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at reg_group.v(39): inferring latch(es) for variable "s", which holds its previous value in one or more paths through the always construct File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at reg_group.v(39): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[0]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[1]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[2]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[3]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[4]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[5]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[6]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "d[7]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[0]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[1]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[2]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[3]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[4]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[5]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[6]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (10041): Inferred latch for "s[7]" at reg_group.v(39) File: C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v Line: 39
Info (12128): Elaborating entity "psw" for hierarchy "psw:inst13"
Warning (14026): LATCH primitive "mux3_1:inst3|y[0]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[1]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[2]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[3]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[4]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[5]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[6]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14026): LATCH primitive "mux3_1:inst3|y[7]" is permanently enabled File: C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[0]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 38
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[1]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 61
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[2]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 84
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[3]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 107
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[4]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 130
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[5]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 153
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[6]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 176
        Warning (14320): Synthesized away node "RAM:inst11|LPM_RAM:inst|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|q_a[7]" File: C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf Line: 199
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4759 megabytes
    Info: Processing ended: Fri Nov 25 21:42:01 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


