

================================================================
== Vivado HLS Report for 'floyd_warshall'
================================================================
* Date:           Fri Mar  2 00:46:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        FloydWarshall
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2003|  2003|  2004|  2004|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- OUTER_LOOP_MIDDLE_LOOP_INNER_LOOP  |  2001|  2001|         4|          2|          1|  1000|    yes   |
        +-------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %A) nounwind, !map !7

ST_1: StgValue_8 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @floyd_warshall_str) nounwind

ST_1: StgValue_9 (4)  [1/1] 1.59ns  loc: floyd_warshall.c:12
:2  br label %1


 <State 2>: 7.24ns
ST_2: indvar_flatten1 (6)  [1/1] 0.00ns
:0  %indvar_flatten1 = phi i10 [ 0, %0 ], [ %indvar_flatten_next1, %._crit_edge ]

ST_2: h (7)  [1/1] 0.00ns  loc: floyd_warshall.c:17
:1  %h = phi i4 [ 0, %0 ], [ %tmp_1_mid2_v, %._crit_edge ]

ST_2: indvar_flatten (8)  [1/1] 0.00ns
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: i (9)  [1/1] 0.00ns  loc: floyd_warshall.c:17
:3  %i = phi i4 [ 0, %0 ], [ %tmp_4_mid2, %._crit_edge ]

ST_2: j (10)  [1/1] 0.00ns
:4  %j = phi i4 [ 0, %0 ], [ %j_1, %._crit_edge ]

ST_2: exitcond_flatten1 (11)  [1/1] 3.02ns
:5  %exitcond_flatten1 = icmp eq i10 %indvar_flatten1, -24

ST_2: indvar_flatten_next1 (12)  [1/1] 2.32ns
:6  %indvar_flatten_next1 = add i10 %indvar_flatten1, 1

ST_2: StgValue_17 (13)  [1/1] 0.00ns
:7  br i1 %exitcond_flatten1, label %3, label %.reset7

ST_2: h_1 (15)  [1/1] 2.35ns  loc: floyd_warshall.c:12
.reset7:0  %h_1 = add i4 %h, 1

ST_2: exitcond_flatten9 (18)  [1/1] 2.91ns
.reset7:3  %exitcond_flatten9 = icmp eq i8 %indvar_flatten, 100

ST_2: i_mid (19)  [1/1] 2.07ns  loc: floyd_warshall.c:17
.reset7:4  %i_mid = select i1 %exitcond_flatten9, i4 0, i4 %i

ST_2: tmp_1_mid2_v (20)  [1/1] 2.07ns  loc: floyd_warshall.c:17
.reset7:5  %tmp_1_mid2_v = select i1 %exitcond_flatten9, i4 %h_1, i4 %h

ST_2: not_exitcond_flatten (27)  [1/1] 0.00ns  loc: floyd_warshall.c:16 (grouped into LUT with out node tmp_5_mid)
.reset7:12  %not_exitcond_flatten = xor i1 %exitcond_flatten9, true

ST_2: tmp_4 (28)  [1/1] 3.10ns  loc: floyd_warshall.c:16
.reset7:13  %tmp_4 = icmp eq i4 %j, -6

ST_2: tmp_5_mid (29)  [1/1] 2.07ns  loc: floyd_warshall.c:16 (out node of the LUT)
.reset7:14  %tmp_5_mid = and i1 %tmp_4, %not_exitcond_flatten

ST_2: tmp_3 (32)  [1/1] 0.00ns  loc: floyd_warshall.c:16 (grouped into LUT with out node j_mid2)
.reset7:17  %tmp_3 = or i1 %tmp_5_mid, %exitcond_flatten9

ST_2: j_mid2 (33)  [1/1] 2.07ns  loc: floyd_warshall.c:16 (out node of the LUT)
.reset7:18  %j_mid2 = select i1 %tmp_3, i4 0, i4 %j

ST_2: indvar_flatten_op (65)  [1/1] 2.32ns
._crit_edge:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

ST_2: indvar_flatten_next (66)  [1/1] 2.07ns
._crit_edge:3  %indvar_flatten_next = select i1 %exitcond_flatten9, i8 1, i8 %indvar_flatten_op


 <State 3>: 6.92ns
ST_3: tmp (22)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:7  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_mid2_v, i3 0)

ST_3: p_shl2_cast (23)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:8  %p_shl2_cast = zext i7 %tmp to i8

ST_3: tmp_1 (24)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:9  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_1_mid2_v, i1 false)

ST_3: p_shl3_cast (25)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:10  %p_shl3_cast = zext i5 %tmp_1 to i8

ST_3: tmp_2 (26)  [1/1] 1.83ns  loc: floyd_warshall.c:17
.reset7:11  %tmp_2 = add i8 %p_shl2_cast, %p_shl3_cast

ST_3: i_1 (30)  [1/1] 2.35ns  loc: floyd_warshall.c:14
.reset7:15  %i_1 = add i4 %i_mid, 1

ST_3: tmp_4_mid2 (34)  [1/1] 2.07ns  loc: floyd_warshall.c:17
.reset7:19  %tmp_4_mid2 = select i1 %tmp_5_mid, i4 %i_1, i4 %i_mid

ST_3: tmp_7_cast (47)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:32  %tmp_7_cast = zext i4 %j_mid2 to i8

ST_3: tmp_11 (48)  [1/1] 1.83ns  loc: floyd_warshall.c:17
.reset7:33  %tmp_11 = add i8 %tmp_7_cast, %tmp_2

ST_3: tmp_13_cast (49)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:34  %tmp_13_cast = zext i8 %tmp_11 to i64

ST_3: A_addr_1 (50)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:35  %A_addr_1 = getelementptr [100 x i32]* %A, i64 0, i64 %tmp_13_cast

ST_3: A_load_1 (54)  [2/2] 3.25ns  loc: floyd_warshall.c:17
.reset7:39  %A_load_1 = load i32* %A_addr_1, align 4

ST_3: j_1 (64)  [1/1] 2.35ns  loc: floyd_warshall.c:16
._crit_edge:1  %j_1 = add i4 %j_mid2, 1


 <State 4>: 7.89ns
ST_4: tmp_1_mid2_cast (21)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:6  %tmp_1_mid2_cast = zext i4 %tmp_1_mid2_v to i8

ST_4: tmp_5 (35)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:20  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_4_mid2, i3 0)

ST_4: p_shl_cast (36)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:21  %p_shl_cast = zext i7 %tmp_5 to i8

ST_4: tmp_6 (37)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:22  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_4_mid2, i1 false)

ST_4: p_shl1_cast (38)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:23  %p_shl1_cast = zext i5 %tmp_6 to i8

ST_4: tmp_7 (39)  [1/1] 2.32ns  loc: floyd_warshall.c:17
.reset7:24  %tmp_7 = add i8 %p_shl_cast, %p_shl1_cast

ST_4: tmp_10 (40)  [1/1] 2.32ns  loc: floyd_warshall.c:17
.reset7:25  %tmp_10 = add i8 %tmp_1_mid2_cast, %tmp_7

ST_4: tmp_12_cast (41)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:26  %tmp_12_cast = zext i8 %tmp_10 to i64

ST_4: A_addr (42)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:27  %A_addr = getelementptr [100 x i32]* %A, i64 0, i64 %tmp_12_cast

ST_4: A_load (46)  [2/2] 3.25ns  loc: floyd_warshall.c:17
.reset7:31  %A_load = load i32* %A_addr, align 4

ST_4: tmp_12 (51)  [1/1] 2.32ns  loc: floyd_warshall.c:17
.reset7:36  %tmp_12 = add i8 %tmp_7_cast, %tmp_7

ST_4: tmp_14_cast (52)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:37  %tmp_14_cast = zext i8 %tmp_12 to i64

ST_4: A_addr_2 (53)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:38  %A_addr_2 = getelementptr [100 x i32]* %A, i64 0, i64 %tmp_14_cast

ST_4: A_load_1 (54)  [1/2] 3.25ns  loc: floyd_warshall.c:17
.reset7:39  %A_load_1 = load i32* %A_addr_1, align 4

ST_4: A_load_2 (56)  [2/2] 3.25ns  loc: floyd_warshall.c:17
.reset7:41  %A_load_2 = load i32* %A_addr_2, align 4


 <State 5>: 9.42ns
ST_5: StgValue_57 (16)  [1/1] 0.00ns
.reset7:1  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @OUTER_LOOP_MIDDLE_LO)

ST_5: empty_2 (17)  [1/1] 0.00ns
.reset7:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_5: StgValue_59 (31)  [1/1] 0.00ns
.reset7:16  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @MIDDLE_LOOP_INNER_LO)

ST_5: StgValue_60 (43)  [1/1] 0.00ns  loc: floyd_warshall.c:16
.reset7:28  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_5: tmp_s (44)  [1/1] 0.00ns  loc: floyd_warshall.c:16
.reset7:29  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind

ST_5: StgValue_62 (45)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:30  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: A_load (46)  [1/2] 3.25ns  loc: floyd_warshall.c:17
.reset7:31  %A_load = load i32* %A_addr, align 4

ST_5: tmp_8 (55)  [1/1] 2.90ns  loc: floyd_warshall.c:17
.reset7:40  %tmp_8 = add i32 %A_load_1, %A_load

ST_5: A_load_2 (56)  [1/2] 3.25ns  loc: floyd_warshall.c:17
.reset7:41  %A_load_2 = load i32* %A_addr_2, align 4

ST_5: tmp_9 (57)  [1/1] 3.26ns  loc: floyd_warshall.c:17
.reset7:42  %tmp_9 = icmp ult i32 %tmp_8, %A_load_2

ST_5: StgValue_67 (58)  [1/1] 0.00ns  loc: floyd_warshall.c:17
.reset7:43  br i1 %tmp_9, label %2, label %._crit_edge

ST_5: StgValue_68 (60)  [1/1] 3.25ns  loc: floyd_warshall.c:18
:0  store i32 %tmp_8, i32* %A_addr_2, align 4

ST_5: StgValue_69 (61)  [1/1] 0.00ns  loc: floyd_warshall.c:18
:1  br label %._crit_edge

ST_5: empty (63)  [1/1] 0.00ns  loc: floyd_warshall.c:19
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_s) nounwind

ST_5: StgValue_71 (67)  [1/1] 0.00ns
._crit_edge:4  br label %1


 <State 6>: 0.00ns
ST_6: StgValue_72 (69)  [1/1] 0.00ns  loc: floyd_warshall.c:22
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7           (specbitsmap      ) [ 0000000]
StgValue_8           (spectopmodule    ) [ 0000000]
StgValue_9           (br               ) [ 0111110]
indvar_flatten1      (phi              ) [ 0010000]
h                    (phi              ) [ 0010000]
indvar_flatten       (phi              ) [ 0010000]
i                    (phi              ) [ 0010000]
j                    (phi              ) [ 0010000]
exitcond_flatten1    (icmp             ) [ 0011110]
indvar_flatten_next1 (add              ) [ 0111110]
StgValue_17          (br               ) [ 0000000]
h_1                  (add              ) [ 0000000]
exitcond_flatten9    (icmp             ) [ 0000000]
i_mid                (select           ) [ 0001000]
tmp_1_mid2_v         (select           ) [ 0111110]
not_exitcond_flatten (xor              ) [ 0000000]
tmp_4                (icmp             ) [ 0000000]
tmp_5_mid            (and              ) [ 0001000]
tmp_3                (or               ) [ 0000000]
j_mid2               (select           ) [ 0001000]
indvar_flatten_op    (add              ) [ 0000000]
indvar_flatten_next  (select           ) [ 0111110]
tmp                  (bitconcatenate   ) [ 0000000]
p_shl2_cast          (zext             ) [ 0000000]
tmp_1                (bitconcatenate   ) [ 0000000]
p_shl3_cast          (zext             ) [ 0000000]
tmp_2                (add              ) [ 0000000]
i_1                  (add              ) [ 0000000]
tmp_4_mid2           (select           ) [ 0111110]
tmp_7_cast           (zext             ) [ 0010100]
tmp_11               (add              ) [ 0000000]
tmp_13_cast          (zext             ) [ 0000000]
A_addr_1             (getelementptr    ) [ 0010100]
j_1                  (add              ) [ 0111110]
tmp_1_mid2_cast      (zext             ) [ 0000000]
tmp_5                (bitconcatenate   ) [ 0000000]
p_shl_cast           (zext             ) [ 0000000]
tmp_6                (bitconcatenate   ) [ 0000000]
p_shl1_cast          (zext             ) [ 0000000]
tmp_7                (add              ) [ 0000000]
tmp_10               (add              ) [ 0000000]
tmp_12_cast          (zext             ) [ 0000000]
A_addr               (getelementptr    ) [ 0001010]
tmp_12               (add              ) [ 0000000]
tmp_14_cast          (zext             ) [ 0000000]
A_addr_2             (getelementptr    ) [ 0001010]
A_load_1             (load             ) [ 0001010]
StgValue_57          (specloopname     ) [ 0000000]
empty_2              (speclooptripcount) [ 0000000]
StgValue_59          (specloopname     ) [ 0000000]
StgValue_60          (specloopname     ) [ 0000000]
tmp_s                (specregionbegin  ) [ 0000000]
StgValue_62          (specpipeline     ) [ 0000000]
A_load               (load             ) [ 0000000]
tmp_8                (add              ) [ 0000000]
A_load_2             (load             ) [ 0000000]
tmp_9                (icmp             ) [ 0011110]
StgValue_67          (br               ) [ 0000000]
StgValue_68          (store            ) [ 0000000]
StgValue_69          (br               ) [ 0000000]
empty                (specregionend    ) [ 0000000]
StgValue_71          (br               ) [ 0111110]
StgValue_72          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="floyd_warshall_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTER_LOOP_MIDDLE_LO"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MIDDLE_LOOP_INNER_LO"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="A_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="3" bw="7" slack="0"/>
<pin id="92" dir="0" index="4" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_1/3 A_load/4 A_load_2/4 StgValue_68/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_addr_2_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/4 "/>
</bind>
</comp>

<comp id="95" class="1005" name="indvar_flatten1_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="1"/>
<pin id="97" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten1_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="h_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="h_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="4" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="exitcond_flatten1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_next1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="h_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_flatten9_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_mid_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_1_mid2_v_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="not_exitcond_flatten_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_5_mid_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5_mid/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_mid2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten_op_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten_next_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl2_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="1"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_shl3_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_4_mid2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="1"/>
<pin id="273" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_7_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_11_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_13_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="j_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_1_mid2_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="2"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_mid2_cast/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="1"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="1"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_shl1_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_10_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_12_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_14_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_9_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="exitcond_flatten1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="indvar_flatten_next1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_mid_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_mid "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_1_mid2_v_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_5_mid_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_mid "/>
</bind>
</comp>

<comp id="386" class="1005" name="j_mid2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="indvar_flatten_next_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_4_mid2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_mid2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_7_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="409" class="1005" name="A_addr_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="j_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="A_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="1"/>
<pin id="421" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="A_addr_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="A_load_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="99" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="99" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="110" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="121" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="132" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="110" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="168" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="143" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="190" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="168" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="143" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="121" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="168" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="258" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="304" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="294" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="340"><net_src comp="319" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="350"><net_src comp="71" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="351"><net_src comp="346" pin="2"/><net_sink comp="71" pin=4"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="71" pin="5"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="150" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="156" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="370"><net_src comp="174" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="376"><net_src comp="182" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="384"><net_src comp="202" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="389"><net_src comp="214" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="395"><net_src comp="228" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="400"><net_src comp="269" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="407"><net_src comp="275" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="412"><net_src comp="64" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="417"><net_src comp="289" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="422"><net_src comp="76" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="427"><net_src comp="84" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="432"><net_src comp="71" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="346" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 }
 - Input state : 
	Port: floyd_warshall : A | {3 4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_17 : 2
		h_1 : 1
		exitcond_flatten9 : 1
		i_mid : 2
		tmp_1_mid2_v : 2
		not_exitcond_flatten : 2
		tmp_4 : 1
		tmp_5_mid : 2
		tmp_3 : 2
		j_mid2 : 2
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		p_shl2_cast : 1
		p_shl3_cast : 1
		tmp_2 : 2
		tmp_4_mid2 : 1
		tmp_11 : 3
		tmp_13_cast : 4
		A_addr_1 : 5
		A_load_1 : 6
	State 4
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_7 : 2
		tmp_10 : 3
		tmp_12_cast : 4
		A_addr : 5
		A_load : 6
		tmp_12 : 3
		tmp_14_cast : 4
		A_addr_2 : 5
		A_load_2 : 6
	State 5
		tmp_8 : 1
		tmp_9 : 2
		StgValue_67 : 3
		StgValue_68 : 2
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          | indvar_flatten_next1_fu_156 |    35   |    15   |
|          |          h_1_fu_162         |    17   |    9    |
|          |   indvar_flatten_op_fu_222  |    29   |    13   |
|          |         tmp_2_fu_258        |    0    |    8    |
|          |          i_1_fu_264         |    17   |    9    |
|    add   |        tmp_11_fu_278        |    0    |    8    |
|          |          j_1_fu_289         |    17   |    9    |
|          |         tmp_7_fu_319        |    26   |    12   |
|          |        tmp_10_fu_325        |    29   |    13   |
|          |        tmp_12_fu_336        |    29   |    13   |
|          |         tmp_8_fu_346        |   101   |    37   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten1_fu_150  |    0    |    5    |
|   icmp   |   exitcond_flatten9_fu_168  |    0    |    4    |
|          |         tmp_4_fu_196        |    0    |    2    |
|          |         tmp_9_fu_352        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |         i_mid_fu_174        |    0    |    4    |
|          |     tmp_1_mid2_v_fu_182     |    0    |    4    |
|  select  |        j_mid2_fu_214        |    0    |    4    |
|          |  indvar_flatten_next_fu_228 |    0    |    8    |
|          |      tmp_4_mid2_fu_269      |    0    |    4    |
|----------|-----------------------------|---------|---------|
|    xor   | not_exitcond_flatten_fu_190 |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       tmp_5_mid_fu_202      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |         tmp_3_fu_208        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_236         |    0    |    0    |
|bitconcatenate|         tmp_1_fu_247        |    0    |    0    |
|          |         tmp_5_fu_297        |    0    |    0    |
|          |         tmp_6_fu_308        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_shl2_cast_fu_243     |    0    |    0    |
|          |      p_shl3_cast_fu_254     |    0    |    0    |
|          |      tmp_7_cast_fu_275      |    0    |    0    |
|          |      tmp_13_cast_fu_284     |    0    |    0    |
|   zext   |    tmp_1_mid2_cast_fu_294   |    0    |    0    |
|          |      p_shl_cast_fu_304      |    0    |    0    |
|          |      p_shl1_cast_fu_315     |    0    |    0    |
|          |      tmp_12_cast_fu_331     |    0    |    0    |
|          |      tmp_14_cast_fu_341     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   300   |   203   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      A_addr_1_reg_409      |    7   |
|      A_addr_2_reg_424      |    7   |
|       A_addr_reg_419       |    7   |
|      A_load_1_reg_429      |   32   |
|  exitcond_flatten1_reg_358 |    1   |
|          h_reg_106         |    4   |
|        i_mid_reg_367       |    4   |
|          i_reg_128         |    4   |
|   indvar_flatten1_reg_95   |   10   |
|indvar_flatten_next1_reg_362|   10   |
| indvar_flatten_next_reg_392|    8   |
|   indvar_flatten_reg_117   |    8   |
|         j_1_reg_414        |    4   |
|       j_mid2_reg_386       |    4   |
|          j_reg_139         |    4   |
|    tmp_1_mid2_v_reg_373    |    4   |
|     tmp_4_mid2_reg_397     |    4   |
|      tmp_5_mid_reg_381     |    1   |
|     tmp_7_cast_reg_404     |    8   |
+----------------------------+--------+
|            Total           |   131  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_71 |  p3  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  3.546  ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   300  |   203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   30   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   431  |   233  |
+-----------+--------+--------+--------+
