library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Merge_lvl2 is

	port(clk: in std_logic;
		  enable: in std_logic;
		  inc_dec: in std_logic;
		  n1: in std_logic_vector(3 downto 0);
		  n2: in std_logic_vector(3 downto 0);
		  n3: in std_logic_vector(3 downto 0);
		  n4: in std_logic_vector(3 downto 0);
		  sortedn1: out std_logic_vector(3 downto 0);
		  sortedn2: out std_logic_vector(3 downto 0);
		  sortedn3: out std_logic_vector(3 downto 0);
		  sortedn4: out std_logic_vector(3 downto 0);
		  nextlevel: out std_logic);
end Merge_lvl2;


architecture Behavioral of Merge_lvl2 is
	signal s_n1, s_n2, s_n3, s_n4, s_sortedn1, s_sortedn2: unsigned(3 downto 0);
begin
	s_n1<=unsigned(n1);
	s_n2<=unsigned(n2);
	process(clk)
	begin
		if(rising_edge(clk)) then
			if(enable='1') then
				if(inc_dec='0') then --crescente
					if(s_n1 > s_n2) then
						s_sortedn1<= s_n2;
						s_sortedn2<= s_n1;
					else
						s_sortedn1<=s_n1;
						s_sortedn2<=s_n2;
					end if;
				else --decrescente
					if(s_n2 > s_n1) then
						s_sortedn1<= s_n2;
						s_sortedn2<= s_n1;
					else
						s_sortedn1<= s_n2;
						s_sortedn2<= s_n1;
					end if;
				nextlevel<= '1';
				end if;
			end if;
		end if;
	end process;	
					
	sortedn1<= std_logic_vector(s_sortedn1);
	sortedn2<= std_logic_vector(s_sortedn2);
end Behavioral;