# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2024, Scaleda
# This file is distributed under the same license as the Scaleda package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: Scaleda\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-05-18 10:37+0800\n"
"PO-Revision-Date: 2024-05-18 10:37\n"
"Last-Translator: potranslator 1.1.5\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: en\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Translated-By: potranslator 1.1.5\n"

#: ../../manual/project.md:1
msgid "Scaleda 项目系统介绍"
msgstr "Scaleda project system introduction"

#: ../../manual/project.md:3
msgid ""
"此处的「Scaleda 项目」指采用 Scaleda 开发的 FPGA 项目。 一个 Scaleda 项目即是一个 FPGA "
"工程，包括一个或多个源文件、一个或多个约束文件、一个或多个 IP 核等，可以支持多种任务（如仿真、综合、实现等），可以在多种平台（如 Xilinx "
"Vivado）上执行。"
msgstr ""
"The \"Scaleda project\" here refers to the FPGA project developed using "
"Scaleda. A Scaleda project is an FPGA project, including one or more source "
"files, one or more constraint files, one or more IP cores, etc. It can "
"support a variety of tasks (such as simulation, synthesis, implementation, "
"etc.) and can be used in multiple Execute on various platforms (such as "
"Xilinx Vivado)."

#: ../../manual/project.md:6
msgid "项目结构"
msgstr "Project structure"

#: ../../manual/project.md:8 ../../manual/project.md:15
msgid "HDL 文件"
msgstr "HDL file"

#: ../../manual/project.md:10
msgid ""
"HDL 文件是项目的核心。在一个 Scaleda 项目中，HDL 文件分为两类——源码和测试文件。 源码指普通的 HDL 模块，而测试文件对应 "
"testbench。 一个项目可以有多个源码文件，也可以有多个测试文件。 默认情况下，源码放在项目下 `src` 文件夹中，而测试文件在 `test` "
"文件夹里。"
msgstr ""
"HDL files are the heart of the project. In a Scaleda project, HDL files are "
"divided into two categories - source code and test files. The source code "
"refers to the ordinary HDL module, and the test file corresponds to "
"testbench. A project can have multiple source code files and multiple test "
"files. By default, the source code is placed in the `src` folder under the "
"project, and the test files are in the `test` folder."

#: ../../manual/project.md:15
msgid "![HDL 文件](images/hdl.png)"
msgstr "![HDL file](images/hdl.png)"

#: ../../manual/project.md:17
msgid "目标平台"
msgstr "target platform"

#: ../../manual/project.md:19
msgid ""
"一个「目标平台」（target）对应着工具链的类型，如 Vivado 或 Icarus Verilog。 "
"根据工具链类型的不同，目标平台还可能需要设置额外参数，如对于 Vivado 平台，就需要设置器件型号。 "
"一个项目可以有多个目标平台，包括多个使用同一工具链的目标平台。"
msgstr ""
"A \"target\" corresponds to the type of tool chain, such as Vivado or Icarus"
" Verilog. Depending on the tool chain type, the target platform may also "
"need to set additional parameters. For example, for the Vivado platform, the"
" device model needs to be set. A project can have multiple target platforms,"
" including multiple target platforms using the same tool chain."

#: ../../manual/project.md:23 ../../manual/project.md:35
msgid "任务"
msgstr "Task"

#: ../../manual/project.md:25
msgid "一个「任务」（task）指在一个目标平台上的可以被执行的事件。 在 Scaleda 中，任务有如下四种类型："
msgstr ""
"A \"task\" refers to an event that can be executed on a target platform. In "
"Scaleda, there are four types of tasks:"

#: ../../manual/project.md:28
msgid "仿真（simulation），执行此任务会使用指定的 testbench 模块运行行为仿真，并展示波形图供调试。"
msgstr ""
"Simulation, performing this task will use the specified testbench module to "
"run behavioral simulation and display waveforms for debugging."

#: ../../manual/project.md:29
msgid "综合（synthesis），执行此任务会使用指定的顶层模块进行逻辑综合，生成电路对应的 EDIF 网表文件。"
msgstr ""
"Synthesis. When executing this task, the specified top-level module will be "
"used to perform logic synthesis and generate the EDIF netlist file "
"corresponding to the circuit."

#: ../../manual/project.md:30
msgid "实现（implementation），执行此任务会使用输入的 EDIF 网表文件进行实现，生成对应器件的比特流文件。"
msgstr ""
"Implementation. To perform this task, the input EDIF netlist file will be "
"used to implement and generate the bitstream file of the corresponding "
"device."

#: ../../manual/project.md:31
msgid "编程（programming），执行此任务会将输入的比特流文件编程到 FPGA 硬件上。"
msgstr ""
"Programming, performing this task will program the input bitstream file onto"
" the FPGA hardware."

#: ../../manual/project.md:33
msgid "Scaleda Tasks 面板中会以树形结构，展示当前项目中已有的任务："
msgstr ""
"The existing tasks in the current project will be displayed in a tree "
"structure in the Scaleda Tasks panel:"

#: ../../manual/project.md:35
msgid "![任务](images/tasks.png)"
msgstr "![Tasks](images/tasks.png)"

#: ../../manual/project.md:37
msgid ""
"以上图为例，这一项目中有 3 个目标平台，目标平台「iverilog」使用 Icarus Verilog "
"工具链，目标平台「vivado1」和「vivado2」使用 Vivado 工具链，可能设置了不同的器件型号。 "
"这些目标平台之下又有仿真、综合等任务，它们可以设置不同的顶层模块、测试文件、综合选项等。"
msgstr ""
"Taking the above figure as an example, there are three target platforms in "
"this project. The target platform \"iverilog\" uses the Icarus Verilog tool "
"chain, and the target platforms \"vivado1\" and \"vivado2\" use the Vivado "
"tool chain, which may have different device models set. There are "
"simulation, synthesis and other tasks under these target platforms, and they"
" can set different top-level modules, test files, synthesis options, etc."

#: ../../manual/project.md:40
msgid "项目文件"
msgstr "project files"

#: ../../manual/project.md:42
msgid ""
"上述的项目信息被记录在项目文件夹下的 `scaleda.yml` 文件中。 `scaleda.yml` 文件是一个 YAML "
"格式的文本文件，可以使用任何文本编辑器打开。 Scaleda 会自动读取 `scaleda.yml` 文件中的信息，以构建项目系统。 在 Scaleda"
" 中，可以使用图形化的界面编辑诸如任务、目标平台等信息，不需要直接编辑 `scaleda.yml` 文件。 `scaleda.yml` "
"文件也可以被用户直接编辑，以下是其大致文件结构："
msgstr ""
"The above project information is recorded in the `scaleda.yml` file under "
"the project folder. The `scaleda.yml` file is a YAML formatted text file "
"that can be opened with any text editor. Scaleda will automatically read the"
" information in the `scaleda.yml` file to build the project system. In "
"Scaleda, you can use the graphical interface to edit information such as "
"tasks, target platforms, etc., without directly editing the `scaleda.yml` "
"file. The `scaleda.yml` file can also be edited directly by the user. The "
"following is its approximate file structure:"

#: ../../manual/project.md:108
msgid ""
"在 项目 - 目标平台 - 任务 的三级结构中，`topModule` 是逐层继承覆盖的，而 "
"`source(s)`、`test(s)`、`constraintPaths` "
"是逐级加和的。当这些字段中指定了一个文件夹时，会将文件夹下的所有可识别文件加入到对应的列表中。"
msgstr ""
"In the three-level structure of project - target platform - task, "
"`topModule` is inherited and covered layer by layer, while `source(s)`, "
"`test(s)`, and `constraintPaths` are added layer by layer. When a folder is "
"specified in these fields, all recognized files under the folder will be "
"added to the corresponding list."
