{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 10:27:44 2020 " "Info: Processing started: Fri Jun 12 10:27:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1_1 -c lab1_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1_1 -c lab1_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] " "Info: Detected ripple clock \"freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 77.52 MHz 12.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.52 MHz between source register \"freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]\" (period= 12.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns + Longest register register " "Info: + Longest register to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC6_E7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E7; Fanout = 2; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC6_E7 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = LC6_E7; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC7_E7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 1.400 ns; Loc. = LC7_E7; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC8_E7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC8_E7; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 2.700 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC1_E9 2 " "Info: 5: + IC(0.500 ns) + CELL(0.400 ns) = 2.700 ns; Loc. = LC1_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.100 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC2_E9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.400 ns) = 3.100 ns; Loc. = LC2_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.500 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC3_E9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.400 ns) = 3.500 ns; Loc. = LC3_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.900 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC4_E9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC4_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC5_E9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.400 ns) = 4.300 ns; Loc. = LC5_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.700 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC6_E9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.400 ns) = 4.700 ns; Loc. = LC6_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.100 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC7_E9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC7_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.500 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC8_E9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.400 ns) = 5.500 ns; Loc. = LC8_E9; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 6.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC1_E11 2 " "Info: 13: + IC(0.500 ns) + CELL(0.400 ns) = 6.400 ns; Loc. = LC1_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 6.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC2_E11 2 " "Info: 14: + IC(0.000 ns) + CELL(0.400 ns) = 6.800 ns; Loc. = LC2_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 7.200 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC3_E11 2 " "Info: 15: + IC(0.000 ns) + CELL(0.400 ns) = 7.200 ns; Loc. = LC3_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 7.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC4_E11 2 " "Info: 16: + IC(0.000 ns) + CELL(0.400 ns) = 7.600 ns; Loc. = LC4_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT 17 COMB LC5_E11 2 " "Info: 17: + IC(0.000 ns) + CELL(0.400 ns) = 8.000 ns; Loc. = LC5_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT 18 COMB LC6_E11 2 " "Info: 18: + IC(0.000 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC6_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT 19 COMB LC7_E11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.400 ns) = 8.800 ns; Loc. = LC7_E11; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.200 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT 20 COMB LC8_E11 1 " "Info: 20: + IC(0.000 ns) + CELL(0.400 ns) = 9.200 ns; Loc. = LC8_E11; Fanout = 1; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 10.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 21 REG LC1_E13 9 " "Info: 21: + IC(0.500 ns) + CELL(1.100 ns) = 10.800 ns; Loc. = LC1_E13; Fanout = 9; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.300 ns ( 86.11 % ) " "Info: Total cell delay = 9.300 ns ( 86.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 13.89 % ) " "Info: Total interconnect delay = 1.500 ns ( 13.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 20 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 20; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_E13 9 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC1_E13; Fanout = 9; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 20 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 20; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC6_E7 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC6_E7; Fanout = 2; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk shift_out\[7\] lab01_1:M2\|shift_out\[7\] 19.800 ns register " "Info: tco from clock \"clk\" to destination pin \"shift_out\[7\]\" through register \"lab01_1:M2\|shift_out\[7\]\" is 19.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 20 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 20; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_E13 9 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E13; Fanout = 9; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 9.700 ns lab01_1:M2\|shift_out\[7\] 3 REG LC6_E3 2 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC6_E3; Fanout = 2; REG Node = 'lab01_1:M2\|shift_out\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] lab01_1:M2|shift_out[7] } "NODE_NAME" } } { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.65 % ) " "Info: Total cell delay = 2.100 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.600 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] lab01_1:M2|shift_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} lab01_1:M2|shift_out[7] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns + Longest register pin " "Info: + Longest register to pin delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab01_1:M2\|shift_out\[7\] 1 REG LC6_E3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E3; Fanout = 2; REG Node = 'lab01_1:M2\|shift_out\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab01_1:M2|shift_out[7] } "NODE_NAME" } } { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(6.300 ns) 9.400 ns shift_out\[7\] 2 PIN PIN_98 0 " "Info: 2: + IC(3.100 ns) + CELL(6.300 ns) = 9.400 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'shift_out\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { lab01_1:M2|shift_out[7] shift_out[7] } "NODE_NAME" } } { "lab1_1.v" "" { Text "c:/altera/90sp2/quartus/lab1_1/lab1_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 67.02 % ) " "Info: Total cell delay = 6.300 ns ( 67.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 32.98 % ) " "Info: Total interconnect delay = 3.100 ns ( 32.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { lab01_1:M2|shift_out[7] shift_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { lab01_1:M2|shift_out[7] {} shift_out[7] {} } { 0.000ns 3.100ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] lab01_1:M2|shift_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} lab01_1:M2|shift_out[7] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { lab01_1:M2|shift_out[7] shift_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { lab01_1:M2|shift_out[7] {} shift_out[7] {} } { 0.000ns 3.100ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 10:27:44 2020 " "Info: Processing ended: Fri Jun 12 10:27:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
