// Seed: 1289116774
module module_0;
  assign id_1[1'd0^1] = 1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    output tri1 id_14,
    output uwire id_15,
    input wand id_16,
    input tri1 id_17,
    input supply0 id_18,
    output uwire id_19,
    input supply1 id_20,
    output tri0 id_21,
    output supply0 id_22,
    input wire id_23,
    input tri1 id_24
);
  wire id_26;
  module_0();
endmodule
