{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539305126762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539305126762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 19:45:26 2018 " "Processing started: Thu Oct 11 19:45:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539305126762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539305126762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flip_flob_lab3 -c flip_flob_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off flip_flob_lab3 -c flip_flob_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539305126762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539305127424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flob_lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flob_lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flob_lab3-flip_flob_lab3_arq " "Found design unit 1: flip_flob_lab3-flip_flob_lab3_arq" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539305128163 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flob_lab3 " "Found entity 1: flip_flob_lab3" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539305128163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539305128163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flip_flob_lab3 " "Elaborating entity \"flip_flob_lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539305128220 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada flip_flob_lab3.vhd(46) " "VHDL Process Statement warning at flip_flob_lab3.vhd(46): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539305128222 "|flip_flob_lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qsalida flip_flob_lab3.vhd(42) " "VHDL Process Statement warning at flip_flob_lab3.vhd(42): inferring latch(es) for signal or variable \"Qsalida\", which holds its previous value in one or more paths through the process" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539305128222 "|flip_flob_lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qsalida\[0\] flip_flob_lab3.vhd(42) " "Inferred latch for \"Qsalida\[0\]\" at flip_flob_lab3.vhd(42)" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539305128223 "|flip_flob_lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qsalida\[1\] flip_flob_lab3.vhd(42) " "Inferred latch for \"Qsalida\[1\]\" at flip_flob_lab3.vhd(42)" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539305128224 "|flip_flob_lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qsalida\[2\] flip_flob_lab3.vhd(42) " "Inferred latch for \"Qsalida\[2\]\" at flip_flob_lab3.vhd(42)" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539305128224 "|flip_flob_lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qsalida\[3\] flip_flob_lab3.vhd(42) " "Inferred latch for \"Qsalida\[3\]\" at flip_flob_lab3.vhd(42)" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539305128224 "|flip_flob_lab3"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539305128875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539305128875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539305128924 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539305128924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539305128924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539305128924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539305128957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 19:45:28 2018 " "Processing ended: Thu Oct 11 19:45:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539305128957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539305128957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539305128957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539305128957 ""}
