--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jun 27 17:28:08 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     ADC_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_in_c]
            713 items scored, 322 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.263ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \uart_tx_inst/r_Clock_Count_98__i6  (from clk_in_c +)
   Destination:    FD1S3DX    D              \uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:                   8.438ns  (14.2% logic, 85.8% route), 6 logic levels.

 Constraint Details:

      8.438ns data_path \uart_tx_inst/r_Clock_Count_98__i6 to \uart_tx_inst/r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.263ns

 Path Details: \uart_tx_inst/r_Clock_Count_98__i6 to \uart_tx_inst/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_tx_inst/r_Clock_Count_98__i6 (from clk_in_c)
Route         2   e 1.258                                  \uart_tx_inst/r_Clock_Count[6]
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_2_lut_adj_34
Route         1   e 1.020                                  \uart_tx_inst/n838
LUT4        ---     0.166              A to Z              \uart_tx_inst/i1_4_lut_adj_30
Route        21   e 1.628                                  \uart_tx_inst/n734
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_2_lut_rep_50
Route         4   e 1.297                                  \uart_tx_inst/n1098
LUT4        ---     0.166              D to Z              \uart_tx_inst/i28_4_lut
Route         1   e 1.020                                  \uart_tx_inst/n14
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_4_lut
Route         1   e 1.020                                  \uart_tx_inst/r_SM_Main_2__N_180[0]
                  --------
                    8.438  (14.2% logic, 85.8% route), 6 logic levels.


Error:  The following path violates requirements by 3.263ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \uart_tx_inst/r_Clock_Count_98__i7  (from clk_in_c +)
   Destination:    FD1S3DX    D              \uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:                   8.438ns  (14.2% logic, 85.8% route), 6 logic levels.

 Constraint Details:

      8.438ns data_path \uart_tx_inst/r_Clock_Count_98__i7 to \uart_tx_inst/r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.263ns

 Path Details: \uart_tx_inst/r_Clock_Count_98__i7 to \uart_tx_inst/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_tx_inst/r_Clock_Count_98__i7 (from clk_in_c)
Route         2   e 1.258                                  \uart_tx_inst/r_Clock_Count[7]
LUT4        ---     0.166              A to Z              \uart_tx_inst/i1_2_lut_adj_34
Route         1   e 1.020                                  \uart_tx_inst/n838
LUT4        ---     0.166              A to Z              \uart_tx_inst/i1_4_lut_adj_30
Route        21   e 1.628                                  \uart_tx_inst/n734
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_2_lut_rep_50
Route         4   e 1.297                                  \uart_tx_inst/n1098
LUT4        ---     0.166              D to Z              \uart_tx_inst/i28_4_lut
Route         1   e 1.020                                  \uart_tx_inst/n14
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_4_lut
Route         1   e 1.020                                  \uart_tx_inst/r_SM_Main_2__N_180[0]
                  --------
                    8.438  (14.2% logic, 85.8% route), 6 logic levels.


Error:  The following path violates requirements by 3.263ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \uart_tx_inst/r_Clock_Count_98__i8  (from clk_in_c +)
   Destination:    FD1S3DX    D              \uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:                   8.438ns  (14.2% logic, 85.8% route), 6 logic levels.

 Constraint Details:

      8.438ns data_path \uart_tx_inst/r_Clock_Count_98__i8 to \uart_tx_inst/r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.263ns

 Path Details: \uart_tx_inst/r_Clock_Count_98__i8 to \uart_tx_inst/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_tx_inst/r_Clock_Count_98__i8 (from clk_in_c)
Route         2   e 1.258                                  \uart_tx_inst/r_Clock_Count[8]
LUT4        ---     0.166              C to Z              \uart_tx_inst/i1_4_lut_adj_27
Route         1   e 1.020                                  \uart_tx_inst/n848
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_4_lut_adj_25
Route        21   e 1.628                                  \uart_tx_inst/n653
LUT4        ---     0.166              A to Z              \uart_tx_inst/i1_2_lut_rep_50
Route         4   e 1.297                                  \uart_tx_inst/n1098
LUT4        ---     0.166              D to Z              \uart_tx_inst/i28_4_lut
Route         1   e 1.020                                  \uart_tx_inst/n14
LUT4        ---     0.166              B to Z              \uart_tx_inst/i1_4_lut
Route         1   e 1.020                                  \uart_tx_inst/r_SM_Main_2__N_180[0]
                  --------
                    8.438  (14.2% logic, 85.8% route), 6 logic levels.

Warning: 8.263 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |     5.000 ns|     8.263 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_tx_inst/n653                      |      21|     158|     49.07%
                                        |        |        |
\uart_tx_inst/n848                      |       1|     100|     31.06%
                                        |        |        |
\uart_tx_inst/n734                      |      21|      62|     19.25%
                                        |        |        |
\uart_tx_inst/n1098                     |       4|      52|     16.15%
                                        |        |        |
\uart_tx_inst/n838                      |       1|      50|     15.53%
                                        |        |        |
\uart_tx_inst/n846                      |       1|      50|     15.53%
                                        |        |        |
\uart_tx_inst/n629                      |       1|      42|     13.04%
                                        |        |        |
\uart_tx_inst/n628                      |       1|      40|     12.42%
                                        |        |        |
\uart_tx_inst/n630                      |       1|      36|     11.18%
                                        |        |        |
\uart_tx_inst/r_Clock_Count[6]          |       2|      33|     10.25%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 322  Score: 249223

Constraints cover  1271 paths, 284 nets, and 698 connections (84.5% coverage)


Peak memory: 272142336 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
