m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/rasool/IUT/t4/FPGA/HWs/HW1
T_opt
!s110 1616947803
VNWeHJQIYF:SIVPPNK>Abi2
04 8 4 work TestQ2_1 fast 0
=1-a81e84098b15-6060aa5b-1e8-3b3c
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.6d;65
R0
T_opt1
!s110 1616949228
VB?`5eOKk?>86X^OggFQ7Y1
04 8 4 work TestQ2_2 fast 0
=1-a81e84098b15-6060afec-47-dec
R1
R2
n@_opt1
R3
R0
T_opt2
!s110 1616951591
VYBY[=J47VV@`I@g6]i=;Z0
04 8 4 work TestQ2_3 fast 0
=1-a81e84098b15-6060b927-9f-1224
R1
R2
n@_opt2
R3
vDecoder1to2
!s110 1616947480
!i10b 1
!s100 A5_6aX[Z_ba`hfR>h1Um71
IRYSB3h<mgU1zW24:;i?m=1
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 dE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2
w1616947477
8E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_1.v
FE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_1.v
L0 1
Z6 OL;L;10.6d;65
r1
!s85 0
31
!s108 1616947480.000000
!s107 E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_1.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@decoder1to2
vDecoder2to4
!s110 1616948344
!i10b 1
!s100 C_[RFZCQl5ag7KfGFeGmB2
IZd46b?>4GGDWfVzNhn53h2
R4
R5
w1616948341
8E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_2.v
FE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_2.v
L0 1
R6
r1
!s85 0
31
!s108 1616948343.000000
!s107 E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_2.v|
!i113 0
R7
R2
n@decoder2to4
vDecoder3to8
!s110 1616951300
!i10b 1
!s100 Md[59a0b1QVR>^dF=oG=[0
IzS3CM0bn9<zG5hlT3Nl_P2
R4
R5
w1616951298
8E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_3.v
FE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_3.v
L0 1
R6
r1
!s85 0
31
!s108 1616951300.000000
!s107 E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/Q2_3.v|
!i113 0
R7
R2
n@decoder3to8
vTestQ2_1
!s110 1616947798
!i10b 1
!s100 Q0>Q`;al9N]bO1Yk1GEL21
IFozQflGeSYbzSKL4XJ?z[2
R4
R5
w1616947796
8E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_1.v
FE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_1.v
L0 1
R6
r1
!s85 0
31
!s108 1616947798.000000
!s107 E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_1.v|
!i113 0
R7
R2
n@test@q2_1
vTestQ2_2
!s110 1616949225
!i10b 1
!s100 aoL:LPXfD4b73D9h^9KWN3
I<T0EXLPX_0;ANi>1fAMg[0
R4
R5
w1616949216
8E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_2.v
FE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_2.v
L0 1
R6
r1
!s85 0
31
!s108 1616949225.000000
!s107 E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_2.v|
!i113 0
R7
R2
n@test@q2_2
vTestQ2_3
!s110 1616951582
!i10b 1
!s100 NUmVAK2HlYoQ?Yz6deC173
I;:9:z[6agml[XDd5K1SZk2
R4
R5
w1616951578
8E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_3.v
FE:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_3.v
L0 2
R6
r1
!s85 0
31
!s108 1616951582.000000
!s107 E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/rasool/IUT/t4/FPGA/HWs/HW1/project_2/TestQ2_3.v|
!i113 0
R7
R2
n@test@q2_3
