/* Generated by Yosys 0.23 (git sha1 7ce5011c24b, gcc 11.3.0 -fPIC -Os) */

(* hdlname = "\\Adder" *)
(* top =  1  *)
(* src = "rtl/demo/Adder.v:1.1-3.10" *)
module Adder(z, a, b);
  (* src = "rtl/demo/Adder.v:1.44-1.45" *)
  input [31:0] a;
  wire [31:0] a;
  (* src = "rtl/demo/Adder.v:1.47-1.48" *)
  input [31:0] b;
  wire [31:0] b;
  (* src = "rtl/demo/Adder.v:1.28-1.29" *)
  output [31:0] z;
  wire [31:0] z;
  assign z = a + (* src = "rtl/demo/Adder.v:2.16-2.21" *) b;
endmodule
