Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id IIuAJAm/6WkXjQIAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Thu, 23 Apr 2026 08:41:13 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 350ED44DAB1
	for <lists+amd-gfx@lfdr.de>; Thu, 23 Apr 2026 08:41:12 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id AC8D410E301;
	Thu, 23 Apr 2026 06:41:10 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.b="hpNU6P7V";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.13])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 5612010E301;
 Thu, 23 Apr 2026 06:41:09 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1776926470; x=1808462470;
 h=date:from:to:cc:subject:message-id:references:
 content-transfer-encoding:in-reply-to:mime-version;
 bh=GNyF82/bZinJPq1cIXiB9yZ59ZCZdte7XVM3OUXJcmQ=;
 b=hpNU6P7VSxrZRypPM2UIYGCz0CN5dnhdIsto6SNRRce+OvycQaVrlYih
 aFAdyA9TxeFlG1n3iaKLQuHheP7hOUNFmBJA5eF27cRmxnwJEmOfd1BA0
 ogHZ4MOnu82+8OpspEFLvAGEPS85axLsVMcVag+MU5WUtnsVIWaszB7o1
 OVjSQWUiP//CETgBn6pkBWpBDYhq34LFr8Nk6TQMnnydBIRun87+B5x/m
 qsVxWpsl2h/vRsK+/7wgIbHKFzAtRUIuyaGxtomjZUL1+P9hg/oNqqGUY
 sJFHePpIA9DWo8kESG0d2iGU4xp/D/5SS+EDXENO8wS4ZuyN/IUCPR5lH g==;
X-CSE-ConnectionGUID: H48LvfXZQYeFoVAfQ5nZeQ==
X-CSE-MsgGUID: fG5Z2FTfQHOsbGOTzAgBzw==
X-IronPort-AV: E=McAfee;i="6800,10657,11764"; a="88968654"
X-IronPort-AV: E=Sophos;i="6.23,194,1770624000"; d="scan'208";a="88968654"
Received: from orviesa006.jf.intel.com ([10.64.159.146])
 by orvoesa105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 22 Apr 2026 23:41:09 -0700
X-CSE-ConnectionGUID: hFHs4ZE8Tm2yHMgrEpbOGw==
X-CSE-MsgGUID: MDYaCxiqRMu2N6i+yPoqvQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.23,194,1770624000"; d="scan'208";a="231529660"
Received: from fmsmsx901.amr.corp.intel.com ([10.18.126.90])
 by orviesa006.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 22 Apr 2026 23:41:09 -0700
Received: from FMSMSX901.amr.corp.intel.com (10.18.126.90) by
 fmsmsx901.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.2562.37; Wed, 22 Apr 2026 23:41:07 -0700
Received: from fmsedg902.ED.cps.intel.com (10.1.192.144) by
 FMSMSX901.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.2562.37 via Frontend Transport; Wed, 22 Apr 2026 23:41:07 -0700
Received: from PH7PR06CU001.outbound.protection.outlook.com (52.101.201.34) by
 edgegateway.intel.com (192.55.55.82) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.2562.37; Wed, 22 Apr 2026 23:41:07 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=G9pt2bkxanjN1+KNV/1+ERWjQM6rNjcHVkkNyDCCikDtwQ5bUM8srgboQ+J8B2wrwYA+dsIpbZ+PfsnoR7X+QOJGvRSbGMjTCFfbP5zQk4LrDWoJ+f2sWAF0jd3m1wKKnhrccXkFekxr6yR3KFcbjtOI9LtHta9nmOmPNueFS3s4Bg7a2hpdsIFWKA8Syt9ryVO9XORAFH+zL3PfR7rDpWrYXWj4zxLXS5xhC9qELxrBn9QeED0OYU+4Ys4w3McCdoRee98C7S6Hx6syaTV0rujRC67nq8X0KwllQolnh8bxnGJptvqVGUUxNwAsOEXr53f8lX8/KcgzDKDZ9GkLfQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=T3nyUW/Qj12+LSG6xtzvcR2vHyqt1HRH9ea7ao2ADX4=;
 b=SLP/JZDD1MEV7S6s8pN/H6Wc1M+ijJFlgUylRW1bb7RrdBk93VYQMKq2ObzP7df7+xik9R4wyIGF1yNHRjwZEu10Fq4GE4cfJqGcWNyN83PLf06ZTLYezlAL38tad3LdMZgz2wb6t9srcmDo80ncLblepf6ccUYIhx2f7YOwJhdiGhMBynXCKLR1y6AntO4wysJXW5YuTX3H9PamjgKPI9pitAoVOiSzE0v/es004KqbWPM6iHglMpnVQVKBFeZ9wPuOyBE18RfVoWf2lks9o1yi9Pu0tvysyFeXLHy9U/4Ge+9kB/12V/Fzf4rz5mkh7K1wneidbwtVxsEsF/efvg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com;
 dkim=pass header.d=intel.com; arc=none
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=intel.com;
Received: from PH7PR11MB6522.namprd11.prod.outlook.com (2603:10b6:510:212::12)
 by IA1PR11MB6371.namprd11.prod.outlook.com (2603:10b6:208:3ad::7)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.18; Thu, 23 Apr
 2026 06:40:59 +0000
Received: from PH7PR11MB6522.namprd11.prod.outlook.com
 ([fe80::e0c5:6cd8:6e67:dc0c]) by PH7PR11MB6522.namprd11.prod.outlook.com
 ([fe80::e0c5:6cd8:6e67:dc0c%7]) with mapi id 15.20.9846.021; Thu, 23 Apr 2026
 06:40:59 +0000
Date: Wed, 22 Apr 2026 23:40:56 -0700
From: Matthew Brost <matthew.brost@intel.com>
To: "Huang, Honglei1" <honghuan@amd.com>
CC: Christian =?iso-8859-1?Q?K=F6nig?= <christian.koenig@amd.com>,
 <amd-gfx@lists.freedesktop.org>, <dri-devel@lists.freedesktop.org>,
 <Alexander.Deucher@amd.com>, <Felix.Kuehling@amd.com>, Honglei Huang
 <honglei1.huang@amd.com>, <Oak.Zeng@amd.com>, <Jenny-Jing.Liu@amd.com>,
 <Philip.Yang@amd.com>, <Xiaogang.Chen@amd.com>, <Ray.Huang@amd.com>,
 <Lingshan.Zhu@amd.com>, <Junhua.Shen@amd.com>, Thomas
 =?iso-8859-1?Q?Hellstr=F6m?= <thomas.hellstrom@linux.intel.com>, Rodrigo Vivi
 <rodrigo.vivi@intel.com>, Danilo Krummrich <dakr@kernel.org>, Alice Ryhl
 <aliceryhl@google.com>
Subject: Re: [RFC/POC PATCH 00/12] POC SVM implementation in AMDGPU based on
 drm_gpusvm
Message-ID: <aem++OfFRJqHAPTG@gsse-cloud1.jf.intel.com>
References: <20260317112958.2925370-1-honglei1.huang@amd.com>
 <e21e8e1a-4d2e-40e9-bbb7-2764cf33e760@amd.com>
 <ae5fe946-4756-43b4-848f-3b545ac61ba7@amd.com>
 <abuE0KBPtAZM9Bo0@lstrano-desk.jf.intel.com>
 <098d5d68-f218-4cee-8b73-201e7012a287@amd.com>
 <acDeRhCTh/ehOUyu@lstrano-desk.jf.intel.com>
 <26186168-abff-4ce4-ad93-db9bc2fd68d7@amd.com>
 <acRgr7QwdULsn6G2@gsse-cloud1>
 <d2fddc5d-2628-47e3-95c5-874b3a0466be@amd.com>
 <5fb57768-35b9-4e48-8178-2e1760a93aed@amd.com>
Content-Type: text/plain; charset="utf-8"
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <5fb57768-35b9-4e48-8178-2e1760a93aed@amd.com>
X-ClientProxiedBy: BYAPR05CA0041.namprd05.prod.outlook.com
 (2603:10b6:a03:74::18) To PH7PR11MB6522.namprd11.prod.outlook.com
 (2603:10b6:510:212::12)
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: PH7PR11MB6522:EE_|IA1PR11MB6371:EE_
X-MS-Office365-Filtering-Correlation-Id: f5cbeb9b-a305-450d-3e56-08dea10347dc
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|7416014|376014|1800799024|366016|22082099003|18002099003|18096099003|56012099003;
X-Microsoft-Antispam-Message-Info: C20NwoN7+ZMtcgxjY793M2MR+GFoG23jxwpkvu7jlqFNm1RXYROOJhBcYhjipzRdKtrQVGDiMBN2h2BkrVuNNPKYrgi6h0eWq8YY1c4mhtNyvD6aO+4r4e3R/qIKs8DV+KIuunJhmRGIlwAdkV2TbX9O/T5A1gZ+IOeS4XlF2zDu4EUyivEN0Br23opT0XJkrlJcScjmZktMJ5aBLAebkxYs1uKOnETKCkSK5M5RC4kgOv+R+ot659nsWzNQ8EpjhRRdjdUG2HYoufF9XKX/L0nl1ed33PR1kdGbz7Y0praUYmGnK4+UAMngb+4I39DhtsNgw910TQjqfHHyBuAoUcjW6Av1NTEbBugPWdD4LxwneZeOwtXRUBLRR/rjYXHoFL5EAv1F8GBwxwMaUkQfzqWiQVXmfS6ZysHAbNX2tGlBpJBjzgl4ciHFIBTzTR+RfAIq5GB6iagtZVeo2381bGyYEGBDh56/I0VWgSMcvo4r6RWYgu1kFSnOMa46aYA+jxwB8allIQbQU6zHZgnkavWIJ+7o6kA3BmSfrKha/kdJabheNvCty5GjBQW84UauInWu6XyHMy/7wrC6EcHSSYIMW80nyeJ1iubQ8sjDJNZTrfBpX4HG3Ql6iU/mxSUGzn8aGN7SBwTZGLo34ETn93y7asj5tz5xvMmcVXurpXAVQ1bBv7IIjKwOLq6rQ3aP
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:PH7PR11MB6522.namprd11.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230040)(7416014)(376014)(1800799024)(366016)(22082099003)(18002099003)(18096099003)(56012099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?N3FnNXpSeFY1Vk1DTHAzTFZpeS9rcDNQRyt0UWtEY3djbTZDQUlQL09SclVt?=
 =?utf-8?B?NGxzblQ2bk9ZdjhIalMvZ1pzRDdKVDN5NW9QY1JFTkNYTmpNTVVwdm5WS1JN?=
 =?utf-8?B?ejBSSng0bGtpWUdQWklrQzFMV0V2OUo0eGpxWW9tZmFMQTlqT3BaaWdqY00r?=
 =?utf-8?B?bTdJa3g0dlIvck16bUJBdzNoZFRpUkEyS3NwY1BSWHplcVNudjFtZzRaeU14?=
 =?utf-8?B?TzZrUnBRaE4vdDJzMjlIY0VlRk5PRys3NCtQUW4ydWptMHJpUDRHRDZUbE11?=
 =?utf-8?B?aGtTcWlsZlIvZ1RaZzlETUw3QVpVMnVSMTkrNVdTZENEeFpVWEQ4dWxqVmtv?=
 =?utf-8?B?aWljL1NrUk9jREJYTWxYM3dwWnFoRkVuMFRQcjc4aGFhUWpFMFhSQms0YkhL?=
 =?utf-8?B?ZHp4bWlzak9vVGhZa3MyKzJkK3JmRGVlV1RoYzBUMFFnTldtZHZ4TG51NEdY?=
 =?utf-8?B?c3NYcGxUY1VLOUsrWE81Ky82TkpFM0g0RUJnSk9DcEJ4YUVoWVlOTjhlUVR3?=
 =?utf-8?B?TWF1QjZxQVdNV0NUaGE0OG1GYWVwcHVFRm9Sb1RibzN5dXpjNXVSb1VlSkQ2?=
 =?utf-8?B?MkpmU1hoT3JXb3l0aUlydlRxaDQ2L3BrZThsVmlWRnhZMG85aE1pd0hGNXFk?=
 =?utf-8?B?eVo1dGNPeGlhaVVEM2xmYTJlRFh5UjVJSmRxelJPdWJSbHJ1Zmg2Ukx3d0NZ?=
 =?utf-8?B?RENzU1dKV1Qvenp2TGo4MzBTUDgxYVpTZTErT0VqczQySXJneEp3R2VaeU5K?=
 =?utf-8?B?S01ob2RMYWd2WGVMRm9KbUtWRnZaTlJGTTA2MWVTUTQ1Ri9zNXJETFR6dU95?=
 =?utf-8?B?VCtuTnhkdGFDeFo4TnJkSldYdHZkM2laSVYxVUFyUGtPNmVWRzU4NnBKMmxS?=
 =?utf-8?B?N3ZoUnRNbXpZa0l4ZG5iRmZYa200WjBuNjg5MUJzMkRycSt4RnJpZ3crNHVx?=
 =?utf-8?B?YlRkRC9vaTQzeGlUeTJOSjRaYUdjNU1qRkVyTzUxLytSaXNOM1l3NGhKbXAz?=
 =?utf-8?B?S0dKNDJVdUMwWE1sQ0xBVXBnYzFHQ0UyZWRBM1h1Z2N5bjBDSVJnTExBcTZU?=
 =?utf-8?B?ODR1Vld0SWhjaGU2NE5ETFJiUUZzUDc2UnBqbDBPbU5SeEh6cFd1U2s3LzhD?=
 =?utf-8?B?WVNNTFpZVW5iTXF2SmgwZldMZjhHWG9aZm1VaG1obGpZVHQyQ0xYc3Y0enIx?=
 =?utf-8?B?OTZUQnUwaUZiSTh4Zkg1Z3hGS0tpbzRJejRoL1BLY2M1ODdiN29VZC9QRTBP?=
 =?utf-8?B?MFhldFhPSUl1YmRGUk5YdDZhR2U3UXMwK2k0NkwxUDFaWGswN29Na2UyZlhz?=
 =?utf-8?B?TUkrN003UFJpRG5LT2lLaS9ENVR5Tnp5d3c2elZBdnVPaG1CdHZZTE5BU2Z3?=
 =?utf-8?B?TGdFZDl5M1p0cm40VEIyall0dVdpV1lKallqckxVd21QM2dBYk55Ti9uSFVK?=
 =?utf-8?B?bHJQRVkwM2JwSkhBeXc5NGdLWHpkNlAvUEwzZEhwYmVhRTQxR3VxQnprdjV4?=
 =?utf-8?B?dWdvbzIyUU5XcTV2anRES3Awb2hDSGNLNzN5QXl3UHNLTDhTQmEyN1lMMDFV?=
 =?utf-8?B?M0ZQSG91Zm10VDBnRlhUSUpmYWRDSnpiTzV0aFBBVVlyTjd5OGhtWXd2ZnhX?=
 =?utf-8?B?enBaVjk3YW9uK2ZKcWxnR21RandGSWI4U1hXd1Y2TjltRE9GbnNNYlVDckpj?=
 =?utf-8?B?TXc2MlVhcE9wcmRLT0IxTmZZZnI4RTVyUTMxMVVydDNGTVJjQWMyeGtGK1Yw?=
 =?utf-8?B?U2pzbFc1d29saE5OODdnK0VWQXRwMlFZQVBHNTd6aWNndktQOWFmQ0ZTUlhU?=
 =?utf-8?B?TEJpcmExVlUrQ3d5RGlUZjk3SHlycmR3RmxtVWcrWmp5YXRvQmFxNkZlQXJU?=
 =?utf-8?B?MmY0TjMvd0N4ek85cXN0c2dPcktBaDBLdkI5VjVINWF5MU9wVVZ1SjZLUmVT?=
 =?utf-8?B?Z1h4elhzV2VZNkZiaXZJV1k4aWs1SmF5Njg4aHJFM2N6UzA2eC9IbHdKK0pv?=
 =?utf-8?B?Ujc4d1hpRVVsL0FSSE93RDJDc0JSaUliZnptZTY0UStBbmtxbWY4dGsrTTZQ?=
 =?utf-8?B?RGVkczViSDROeTg3T1c4U2dSaUo4YmQ0REtPM3ExZFdvNEs0Z3VwSzJDWnY3?=
 =?utf-8?B?cEE3amJ5QmY1Wmxtci9GQUhvc2Q5T3d4eUhVRVJoUmRiWlQwWWhRNVdGVzE4?=
 =?utf-8?B?YkdJa2llOTFFTlJ4L1QyMWUydXJXOWRvOVJTWnN3TjJOcmRLSEFJOUF0S0N2?=
 =?utf-8?B?NnZKd0JOWUo2ajVpR28vbnhpVkFIVzFpNFk3UCt6anEyclBDaWtzMWQ1TzF3?=
 =?utf-8?B?ODB1eGs0emRGNHY0cWtXQWZaOXBWcnNzZGZkV0Nqd2hPRlI2elVDZz09?=
X-Exchange-RoutingPolicyChecked: irui3abCNQpknXdcY8UbsVAxojn2RhSAUk8lx2HMH+qbKp09KhJV3IBFaSFmmh4Qj/C47yqJd7cHwgr8Wx9svSN8owaVlTOwiXPV3MOsSdBI3SYj/ryN2BgwPLOMm2NtYmlD0GZAHJWwzTbqHSO5IWC1/oDAVN62g6OOS2ByALAvJhPPWp5UKe3cN7RUQkifUdfFPKIyqRglB6dmiKIhdjkPVYXpZTMKQLY7N6umEmFfeVQ7neJDmXpYOlnvNXTzZmsD4Vtsww04w/to/C36s5EobM1NlIVJQNlSQrqV5RO0Neb8a40BqHU1IVDSf0Wsz6TYW5kYBLHzUKYOb36FIg==
X-MS-Exchange-CrossTenant-Network-Message-Id: f5cbeb9b-a305-450d-3e56-08dea10347dc
X-MS-Exchange-CrossTenant-AuthSource: PH7PR11MB6522.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Apr 2026 06:40:59.7321 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: CC6LyXvdZooTTU4I52ttRpmnc/Yj/p6tD8xoTBYMTg3VsoRQx09j0Eus5FTY3mgJlk5+C6G8eKQZ/W/FVA/NHQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR11MB6371
X-OriginatorOrg: intel.com
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-0.31 / 15.00];
	ARC_REJECT(1.00)[signature check failed: fail, {[1] = sig:microsoft.com:reject}];
	DMARC_POLICY_ALLOW(-0.50)[intel.com,none];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[intel.com:s=Intel];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[gsse-cloud1.jf.intel.com:mid,intel.com:dkim,patchwork.freedesktop.org:url,amd.com:email,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[18];
	MIME_TRACE(0.00)[0:+];
	DKIM_TRACE(0.00)[intel.com:+];
	MISSING_XM_UA(0.00)[];
	TO_DN_SOME(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[matthew.brost@intel.com,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[amd-gfx];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	RCVD_COUNT_SEVEN(0.00)[9]
X-Rspamd-Queue-Id: 350ED44DAB1
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Wed, Apr 15, 2026 at 06:04:11PM +0800, Huang, Honglei1 wrote:
> 
> 
> On 3/26/2026 8:16 PM, Honglei Huang wrote:
> > 
> > 
> > On 3/26/26 06:24, Matthew Brost wrote:
> > > On Tue, Mar 24, 2026 at 03:24:43PM +0800, Honglei Huang wrote:
> > > > 
> > > > 
> > > > On 3/23/26 14:31, Matthew Brost wrote:
> > > > > On Thu, Mar 19, 2026 at 10:17:36PM +0800, Honglei Huang wrote:
> > > > > > 
> > > > > > 
> > > > > > On 3/19/26 13:08, Matthew Brost wrote:
> > > > > > > On Wed, Mar 18, 2026 at 04:59:31PM +0800, Honglei Huang wrote:
> > > > > > > > 
> > > > > > > 
> > > > > > > Disclaimer I haven't look at any code in this series yet.
> > > > > > > 
> > > > > > > > 
> > > > > > > > On 3/17/26 19:48, Christian König wrote:
> > > > > > > > > Adding a few XE and drm_gpuvm people on TO.
> > > > > > > > > 
> > > > > > > > > On 3/17/26 12:29, Honglei Huang wrote:
> > > > > > > > > > From: Honglei Huang <honghuan@amd.com>
> > > > > > > > > > 
> > > > > > > > > > This is a POC/draft patch series of SVM
> > > > > > > > > > feature in amdgpu based on the
> > > > > > > > > > drm_gpusvm framework. The primary
> > > > > > > > > > purpose of this RFC is to validate
> > > > > > > > > > the framework's applicability, identify implementation challenges,
> > > > > > > > > > and start discussion on framework
> > > > > > > > > > evolution. This is not a production
> > > > > > > 
> > > > > > > +1. Open to any ideas. Given this was designed
> > > > > > > originally for Xe we very
> > > > > > > well could have missed other drivers requirements.
> > > > > > Hi Matt,
> > > > > > 
> > > > > > Thank you for the openness. And thank you so much for the incredibly
> > > > > > detailed and patient response. I really appreciate you
> > > > > > taking the time to
> > > > > > walk through each point.
> > > > > > 
> > > > > 
> > > > > I'm here to help.
> > > > > 
> > > > > > Actually I am still a learner when it comes to the
> > > > > > drm_gpusvm framework and
> > > > > > GPU SVM design in general. Some of my descriptions below
> > > > > > may not be entirely
> > > > > > accurate. But I really want to bring drm_gpusvm into
> > > > > > amdgpu and make it work
> > > > > > well.
> > > > > 
> > > > > I appreciate another driver jumping in and using this framework—it
> > > > > becomes easier to validate as more users adopt it.
> > > > > 
> > > > > > 
> > > > > > > 
> > > > > > > > > > ready submission.
> > > > > > > > > > 
> > > > > > > > > > This patch series implements basic SVM
> > > > > > > > > > support with the following features:
> > > > > > > > > > 
> > > > > > > > > >       1. attributes sepatarated from physical page management:
> > > > > > > > > > 
> > > > > > > > > >         - Attribute layer
> > > > > > > > > > (amdgpu_svm_attr_tree): a driver side
> > > > > > > > > > interval
> > > > > > > > > >           tree that stores SVM
> > > > > > > > > > attributes. Managed through the
> > > > > > > > > > SET_ATTR,
> > > > > > > > > >           and mmu notifier callback.
> > > > > > > 
> > > > > > > Can you explain the mmu notifier callback
> > > > > > > interaction here? See below in
> > > > > > > Xe the attribute tree is existing VMA tree (gpuvm).
> > > > > > > 
> > > > > > 
> > > > > > Let me try to explain, apologies if the description is not fully
> > > > > > precise.
> > > > > > 
> > > > > > In current implementation, the MMU notifier callback
> > > > > > interacts with the attr
> > > > > > tree only in the munmap path remove the corresponding attribute
> > > > > > entries from the attr tree so that stale attributes do not persist for
> > > > > > freed address space.
> > > > > > 
> > > > > 
> > > > > Ah, yes. We reset our attributes upon munmap too. We
> > > > > actually don't this
> > > > > 100% correct quite either and series in flight to fix [1].
> > > > > 
> > > > > [1] https://patchwork.freedesktop.org/series/161815/
> > > > > 
> > > > 
> > > > I studied [1]. This draft has a simliar mechanism to handle
> > > > attributes when
> > > > munmap. But there are some sligt differences in detail, maybe casued by
> > > > different UMD runtime behaviors.
> > > > 
> > > > 
> > > > > > > > > > 
> > > > > > > > > >         - Physical page layer (drm_gpusvm ranges): managed by the
> > > > > > > > > >           drm_gpusvm framework, representing actual HMM backed DMA
> > > > > > > > > >           mappings and GPU page table entries.
> > > > > > > > > > 
> > > > > > > > > >          This separation is necessary:
> > > > > > > > > >            -  The framework does not
> > > > > > > > > > support range splitting, so a partial
> > > > > > > > > >               munmap destroys the entire
> > > > > > > > > > overlapping range, including the
> > > > > > > > > >               still valid parts. If
> > > > > > > > > > attributes were stored inside drm_gpusvm
> > > > > > > > > >               ranges, they would be lost on unmapping.
> > > > > > > > > >               The separate attr tree
> > > > > > > > > > preserves userspace set attributes
> > > > > > > > > >               across range operations.
> > > > > > > 
> > > > > > > Yes, in Xe the divide is at the VMA level (set by user space) via VM
> > > > > > > bind (parts of VM may be mappings BOs, parts could
> > > > > > > be setup for SVM) or
> > > > > > > madvise IOCTLs which reflect user space attributes on current SVM
> > > > > > > mappings or future ones.
> > > > > > > 
> > > > > > > The SVM range tree reflects mappings that have been faulted into the
> > > > > > > device and contain pages. This is an intentional choice.
> > > > > > 
> > > > > > That makes a lot of sense. Thank you for clarifying the
> > > > > > design intent. I
> > > > > > think the current adopt the same principle: the
> > > > > > drm_gpusvm range tree only
> > > > > > reflect actual faulted in mappings.
> > > > > > 
> > > > > > > 
> > > > > > > > > 
> > > > > > > > > Isn't that actually intended? When parts of
> > > > > > > > > the range unmap then that usually means the
> > > > > > > > > whole range isn't valid any more.
> > > > > > > 
> > > > > > > 
> > > > > > > Yes, this was an intentional design choice to not
> > > > > > > support partial unmap,
> > > > > > > and instead rely on the driver to recreate a new range.
> > > > > > > 
> > > > > > > The reasoning is:
> > > > > > > 
> > > > > > > - In practice, this should be rare for well-behaved applications.
> > > > > > > 
> > > > > > > - With THP / large device pages, if a sub-range is
> > > > > > > unmapped, the entire
> > > > > > > GPU mapping is invalidated anyway due to the page size change. As a
> > > > > > > result, the cost of creating a new range is minimal, since the device
> > > > > > > will likely fault again on the remaining pages.
> > > > > > > 
> > > > > > > So there is no need to over-engineer the common code.
> > > > > > > 
> > > > > > > FWIW, to even test partial unmaps in Xe, I had to do things I doubt
> > > > > > > anyone would ever do:
> > > > > > > 
> > > > > > > ptr = mmap(SZ_2M);
> > > > > > > /* fault in memory to the device */
> > > > > > > munmap(ptr, SZ_1M);
> > > > > > > /* touch memory again on the device */
> > > > > > > 
> > > > > > 
> > > > > > Thank you for this explanation and the concrete example. After further
> > > > > > discussion internally with Christian, we are now aligned
> > > > > > with same position
> > > > > > partial unmap. Will remove rebuild on partial unmap logic in the next
> > > > > > version and handle it as only partially backed range.
> > > > > > 
> > > > > > > > 
> > > > > > > > 
> > > > > > > > It is about partial unmap, some subregion in
> > > > > > > > drm_gpusvm_range is still valid
> > > > > > > > but some other subregion is invalid, but under
> > > > > > > > drm_gpusvm, need to destroy
> > > > > > > > the entire range.
> > > > > > > > 
> > > > > > > > e.g.:
> > > > > > > > 
> > > > > > > >              [---------------unmap region in mmu
> > > > > > > > notifier-----------------]
> > > > > > > > [0x1000 ------------ 0x9000]
> > > > > > > > [  valid ][     invalid    ]
> > > > > > > > 
> > > > > > > > see deatil in drm_gpusvm.c:110 line
> > > > > > > > section:Partial Unmapping of Ranges
> > > > > > > > 
> > > > > > > > 
> > > > > > > > > 
> > > > > > > > > > 
> > > > > > > > > >            -  drm_gpusvm range
> > > > > > > > > > boundaries are determined by fault
> > > > > > > > > > address
> > > > > > > > > >               and pre setted chunk size,
> > > > > > > > > > not by userspace attribute boundaries.
> > > > > > > > > >               Ranges  may be rechunked
> > > > > > > > > > on memory changes. Embedding
> > > > > > > > > >               attributes in framework
> > > > > > > > > > ranges would scatter attr state
> > > > > > > > > >               across many small ranges
> > > > > > > > > > and require complex reassemble
> > > > > > > > > >               logic when operate attrbute.
> > > > > > > > > 
> > > > > > > > > Yeah, that makes a lot of sense.
> > > > > > > > > 
> > > > > > > > > > 
> > > > > > > > > >       2) System memory mapping via drm_gpusvm
> > > > > > > > > > 
> > > > > > > > > >          The core mapping path uses
> > > > > > > > > > drm_gpusvm_range_find_or_insert() to
> > > > > > > > > >          create ranges,
> > > > > > > > > > drm_gpusvm_range_get_pages() for HMM
> > > > > > > > > > page fault
> > > > > > > > > >          and DMA mapping, then updates GPU page tables via
> > > > > > > > > >          amdgpu_vm_update_range().
> > > > > > > > > > 
> > > > > > > > > >       3) IOCTL driven mapping (XNACK off / no GPU fault mode)
> > > > > > > > > > 
> > > > > > > > > >          On XNACK off hardware the GPU
> > > > > > > > > > cannot recover from page faults,
> > > > > > > > > >          so mappings must be established through ioctl. When
> > > > > > > > > >          userspace calls SET_ATTR with ACCESS=ENABLE, the driver
> > > > > > > > > >          walks the attr tree and maps all accessible intervals
> > > > > > > > > >          to the GPU by amdgpu_svm_range_map_attr_ranges().
> > > > > > > 
> > > > > > > Can you expand on XNACK off / GPU no faults? Is this to the share GPU
> > > > > > > between 3D (dma-fences) and faulting clients? We
> > > > > > > have something similar
> > > > > > > in Xe, but it isn't an explicit IOCTL rather we
> > > > > > > switch between on demand
> > > > > > > as 3D client submits and then resumes page faults when all dma-fences
> > > > > > > have signaled.
> > > > > > > 
> > > > > > > I see below you mention page tables are modified during quiesce KFD
> > > > > > > queues? I'm not sure that is required - you just need to guarnette
> > > > > > > faulting clients won't trigger page faults when
> > > > > > > dma-fence is in flight.
> > > > > > > 
> > > > > > > Maybe give me an explaination of exactly what the
> > > > > > > requirement from AMD
> > > > > > > are here so I have better picture.
> > > > > > 
> > > > > > Thank you for the patience, let me try to explain our
> > > > > > situation, though
> > > > > > I may not get every detail right.
> > > > > > 
> > > > > > XNACK off means hardware that does not have GPU page
> > > > > > fault capability (or
> > > > > > turned off)
> > > > > > 
> > > > > > So for these GPUs, ALL page table entries must be fully
> > > > > > populated before
> > > > > > the GPU can access the memory. This is why we need the ioctl driven
> > > > > > mapping path, when userspace calls SET_ATTR with ACCESS=ENABLE, need
> > > > > > walk the attribute tree and eagerly map all accessible ranges into the
> > > > > > GPU page tables. This is functionally similar to what you describe as
> > > > > > prefetch IOCTLs / VM bind in Xe.
> > > > > > 
> > > > > > Regarding queue quiesce during page table modification: on XNACK off
> > > > > > hardware, because the GPU cannot fault, we must ensure the GPU is
> > > > > > completely stopped before modifying any PTE it might be accessing.
> > > > > > Otherwise the GPU could access a partially updated page
> > > > > > table and hang.
> > > > > > The quiesce/resume is the mechanism to guarantee this.
> > > > > > 
> > > > > > I hope that helps clarify the picture.
> > > > > > 
> > > > > 
> > > > > This clarifies a lot. This is what we’d call in Xe “preemption fence”
> > > > > mode for a VM. Anytime memory is moved, we trigger a GPU preemption and
> > > > > resume. We don’t actually support SVM in this case; instead, we use
> > > > > “userptr binds,” which are built on gpusvm for page
> > > > > collection. However,
> > > > > we don’t support migrating memory to the device—though we could.
> > > > > 
> > > > > I’d look at how we converted 'userptr' to be based on GPU SVM [2]. In
> > > > > this case, don’t maintain a range tree, as those—as you
> > > > > suggest—are more
> > > > > of an on-demand fault driver concern. Instead, just embed 'struct
> > > > > drm_gpusvm_pages' in the VMA struct defined by the IOCTLs..
> > > > > 
> > > > > We could extend this to support migrating 'userptr', but we
> > > > > just haven’t
> > > > > done that yet—this may be what you want to do in “XNACK off..
> > > > > 
> > > > > [2] https://patchwork.freedesktop.org/series/146553/
> > > > > 
> > > > 
> > > > Actually we need to swith the xnack mode between on and off, so
> > > > in xnack off
> > > > mode, the driver operats in "implicit  prefetch mode". This may
> > > > be due to
> > > > compatibility with older hardware and the need for UMD runtime. We will
> > > > further discuss the handling method under xnack off internally.
> > > > 
> 
> Hi Matt,
> 
> I studied the xe_userptr code and the conversion series [2] you
> pointed to.
> 
> I have a question that:
> Would it be possible to reuse drm_gpusvm_range to handle the hardware
> without gpu fault feature(xnack off mode).

That’s not how we’ve done it. We embedded drm_gpusvm_pages into our VMA
structure and then attached a notifier. The notifier attachment is
open-coded on the Xe side, and this could be normalized and opened up
for common driver use cases.

The problem with reusing drm_gpusvm_range directly is that a VMA may
span multiple gpusvm notifiers—i.e., it can be larger than the notifier
size. Of course, we could rework this as well.

So either way, the Xe userptr + gpusvm implementation should be refined
further for common driver use.

> 
> Reusing drm_gpusvm_range for the XNACK-off case would simplify our
> implementation considerably, it already provides large page chunk
> optimization, can reuse the existing migration infrastructure.
> 
> Building these on top of a standalone drm_gpusvm_pages
> would mean reimplementing much of what the range layer already offers.
> It would also let us keep a single code path for both XNACK modes,
> which reduces maintenance burden and avoids behavioral difference.
> 
> Would this direction be acceptable, or do you see concerns with reusing
> the range infrastructure for the no-fault case?
>

If you prefer something like insert a range exactly here + create range
+ notifier I think that completely reasonable direction and Xe would
likely switch over to using this.

I guess my only concern is sub-userptr migration. We are trending
towards allowing userptrs to being migrated either via prefetch IOCTLs
or access counters on the GPU side - access counter we'd likely a single
2M page at time migration within the userptr. get_pages() supports mixed
mappings between VRAM + system but likely needs some more work to really
make this complete though.

Matt
 
> Regards,
> Honglei
> 
> 	
> 
> > > > 
> > > > > > 
> > > > > > > 
> > > > > > > > > > 
> > > > > > > > > >       4) Invalidation, GC worker, and restore worker
> > > > > > > > > > 
> > > > > > > > > >          MMU notifier callbacks
> > > > > > > > > > (amdgpu_svm_range_invalidate) handle
> > > > > > > > > >          three cases based on event type and hardware mode:
> > > > > > > > > >            - unmap event: clear GPU PTEs in the notifier context,
> > > > > > > > > >              unmap DMA pages, mark ranges as unmapped, flush TLB,
> > > > > > > > > >              and enqueue to the GC worker. On XNACK off, also
> > > > > > > > > >              quiesce KFD queues and schedule rebuild of the
> > > > > > > > > >              still valid portions that
> > > > > > > > > > were destroyed together with
> > > > > > > > > >              the unmapped subregion.
> > > > > > > > > > 
> > > > > > > > > >            - evict on XNACK off:
> > > > > > > > > >              quiesce KFD queues first, then unmap DMA pages and
> > > > > > > > > >              enqueue to the restore worker.
> > > > > > > > > 
> > > > > > > > > Is that done through the DMA fence or by
> > > > > > > > > talking directly to the MES/HWS?
> > > > > > > > 
> > > > > > > > Currently KFD queues quiesce/resume API are
> > > > > > > > reused, lookig forward to a
> > > > > > > > better solution.
> > > > > > > > 
> > > > > > > 
> > > > > > > +1
> > > > > > > 
> > > > > > > > Regards,
> > > > > > > > Honglei
> > > > > > > > 
> > > > > > > > > 
> > > > > > > > > Thanks,
> > > > > > > > > Christian.
> > > > > > > > > 
> > > > > > > > > > 
> > > > > > > > > >            - evict on XNACK on:
> > > > > > > > > >              clear GPU PTEs, unmap DMA
> > > > > > > > > > pages, and flush TLB, but do
> > > > > > > > > >              not schedule any worker. The GPU will fault on next
> > > > > > > > > >              access and the fault handler establishes the mapping.
> > > > > > > > > > 
> > > > > > > > > > Not supported feature:
> > > > > > > > > >       - XNACK on GPU page fault mode
> > > > > > > > > >       - migration and prefetch feature
> > > > > > > > > >       - Multi GPU support
> > > > > > > > > > 
> > > > > > > > > >       XNACK on enablement is ongoing.The
> > > > > > > > > > GPUs that support XNACK on
> > > > > > > > > >       are currently only accessible to
> > > > > > > > > > us via remote lab machines, which slows
> > > > > > > > > >       down progress.
> > > > > > > > > > 
> > > > > > > > > > Patch overview:
> > > > > > > > > > 
> > > > > > > > > >       01/12 UAPI definitions: DRM_AMDGPU_GEM_SVM ioctl, SVM flags,
> > > > > > > > > >             SET_ATTR/GET_ATTR
> > > > > > > > > > operations, attribute types, and related
> > > > > > > > > >             structs in amdgpu_drm.h.
> > > > > > > > > > 
> > > > > > > > > >       02/12 Core data structures:
> > > > > > > > > > amdgpu_svm wrapping drm_gpusvm with
> > > > > > > > > >             refcount, attr_tree, workqueues, locks, and
> > > > > > > > > >             callbacks (begin/end_restore, flush_tlb).
> > > > > > > > > > 
> > > > > > > > > >       03/12 Attribute data structures:
> > > > > > > > > > amdgpu_svm_attrs, attr_range
> > > > > > > > > >             (interval tree node),
> > > > > > > > > > attr_tree, access enum, flag masks,
> > > > > > > > > >             and change trigger enum.
> > > > > > > > > > 
> > > > > > > > > >       04/12 Attribute tree operations:
> > > > > > > > > > interval tree lookup, insert,
> > > > > > > > > >             remove, and tree create/destroy lifecycle.
> > > > > > > > > > 
> > > > > > > > > >       05/12 Attribute set: validate UAPI
> > > > > > > > > > attributes, apply to internal
> > > > > > > > > >             attrs, handle hole/existing
> > > > > > > > > > range with head/tail splitting,
> > > > > > > > > >             compute change triggers, and -EAGAIN retry loop.
> > > > > > > > > >             Implements attr_clear_pages
> > > > > > > > > > for unmap cleanup and attr_get.
> > > > > > > > > > 
> > > > > > > > > >       06/12 Range data structures: amdgpu_svm_range extending
> > > > > > > > > >             drm_gpusvm_range with gpu_mapped state, pending ops,
> > > > > > > > > >             pte_flags cache, and GC/restore queue linkage.
> > > > > > > > > > 
> > > > > > > > > >       07/12 PTE flags and GPU mapping: simple gpu pte function,
> > > > > > > > > >             GPU page table update with
> > > > > > > > > > DMA address, range mapping loop:
> > > > > > > > > >             find_or_insert -> get_pages -> validate -> update PTE,
> > > > > > > > > >             and attribute change driven mapping function.
> > > > > > > > > > 
> > > > > > > > > >       08/12 Notifier and invalidation:
> > > > > > > > > > synchronous GPU PTE clear in
> > > > > > > > > >             notifier context, range removal and overlap cleanup,
> > > > > > > > > >             rebuild after destroy logic, and MMU event dispatcher
> > > > > > > > > > 
> > > > > > > > > >       09/12 Workers: KFD queue quiesce/resume via kgd2kfd APIs, GC
> > > > > > > > > >             worker for unmap processing
> > > > > > > > > > and rebuild, ordered restore
> > > > > > > > > >             worker for mapping evicted ranges, and flush/sync
> > > > > > > > > >             helpers.
> > > > > > > > > > 
> > > > > > > > > >       10/12 Initialization and fini: kmem_cache for range/attr,
> > > > > > > > > >             drm_gpusvm_init with chunk sizes, XNACK detection, TLB
> > > > > > > > > >             flush helper, and amdgpu_svm
> > > > > > > > > > init/close/fini lifecycle.
> > > > > > > > > > 
> > > > > > > > > >       11/12 IOCTL and fault handler:
> > > > > > > > > > PASID based SVM lookup with kref
> > > > > > > > > >             protection, amdgpu_gem_svm_ioctl dispatcher, and
> > > > > > > > > >             amdgpu_svm_handle_fault for GPU page fault recovery.
> > > > > > > > > > 
> > > > > > > > > >       12/12 Build integration: Kconfig
> > > > > > > > > > option (CONFIG_DRM_AMDGPU_SVM),
> > > > > > > > > >             Makefile rules, ioctl table
> > > > > > > > > > registration, and amdgpu_vm
> > > > > > > > > >             hooks (init in make_compute,
> > > > > > > > > > close/fini, fault dispatch).
> > > > > > > > > > 
> > > > > > > > > > Test result:
> > > > > > > > > >       on gfx1100(W7900) and gfx943(MI300x)
> > > > > > > > > >       kfd test: 95%+ passed, same failed cases with offical relase
> > > > > > > > > >       rocr test: all passed
> > > > > > > > > >       hip catch test: 20 cases failed in
> > > > > > > > > > all 5366 cases, +13 failures vs offical
> > > > > > > > > > relase
> > > > > > > > > > 
> > > > > > > > > > During implementation we identified
> > > > > > > > > > several challenges / design questions:
> > > > > > > > > > 
> > > > > > > > > > 1. No range splitting on partial unmap
> > > > > > > > > > 
> > > > > > > > > >       drm_gpusvm explicitly does not
> > > > > > > > > > support range splitting in
> > > > > > > > > > drm_gpusvm.c:122.
> > > > > > > > > >       Partial munmap needs to destroy
> > > > > > > > > > the entire range including the valid
> > > > > > > > > > interval.
> > > > > > > > > >       GPU fault driven hardware can
> > > > > > > > > > handle this design by extra gpu fault
> > > > > > > > > > handle,
> > > > > > > > > >       but AMDGPU needs to support XNACK
> > > > > > > > > > off hardware, this design requires
> > > > > > > > > > driver
> > > > > > > > > >       rebuild the valid part in the
> > > > > > > > > > removed entire range. Whichs bring a
> > > > > > > > > > very heavy
> > > > > > > > > >       restore work in work queue/GC
> > > > > > > > > > worker: unmap/destroy -> rebuild(insert
> > > > > > > > > > and map)
> > > > > > > > > >       this restore work even heavier
> > > > > > > > > > than kfd_svm. In previous driver work
> > > > > > > > > > queue
> > > > > > > > > >       only needs to restore or unmap,
> > > > > > > > > > but in drm_gpusvm driver needs to unmap
> > > > > > > > > > and restore.
> > > > > > > > > >       which brings about more complex
> > > > > > > > > > logic, heavier worker queue workload,
> > > > > > > > > > and
> > > > > > > > > >       synchronization issues.
> > > > > > > 
> > > > > > > Is this common in the workload you are running? I'm also wondering if
> > > > > > > your restore logic / KFDs design is contributing to this actally the
> > > > > > > problem.
> > > > > > > 
> > > > > > 
> > > > > > Honestly, you raise a fair point.
> > > > > > 
> > > > > > We will redesign the logic about the partial munap，
> > > > > > which should eliminate
> > > > > > most of this complexity.
> > > > > > 
> > > > > > 
> > > > > 
> > > > > +1, yes test but do optimize for.
> > > > > 
> > > > > > > > > > 
> > > > > > > > > > 2. Fault driven vs ioctl driven mapping
> > > > > > > > > > 
> > > > > > > > > >       drm_gpusvm is designed around GPU
> > > > > > > > > > page fault handlers. The primary entry
> > > > > > > > > >       point drm_gpusvm_range_find_or_insert() takes a fault_addr.
> > > > > > > > > >       AMDGPU needs to support IOCTL
> > > > > > > > > > driven mapping cause No XNACK hardware
> > > > > > > > > > that
> > > > > > > > > >       GPU cannot fault at all
> > > > > > > 
> > > > > > > I think we refer to these as prefetch IOCTLs in Xe.
> > > > > > > Ideally, user space
> > > > > > > issues these so the device does not fault (e.g.,
> > > > > > > prefetch creates a set
> > > > > > > of SVM ranges based on user input). In Xe, prefetch IOCTLs are simply
> > > > > > > specific VM bind operations.
> > > > > > > 
> > > > > > 
> > > > > > That is a very helpful way to think about it. Yes, our ioctl driven
> > > > > > mapping(xnack off) is essentially equivalent to a
> > > > > > prefetch operation. We are
> > > > > > trying to improve it.
> > > > > > 
> > > > > 
> > > > > See above wrt 'userptr'.
> > > > 
> > > > Got it.
> > > > 
> > > > > 
> > > > > > 
> > > > > > > > > > 
> > > > > > > > > >       The ioctl path cannot hold
> > > > > > > > > > mmap_read_lock across the entire
> > > > > > > > > > operation
> > > > > > > > > >       because
> > > > > > > > > > drm_gpusvm_range_find_or_insert()
> > > > > > > > > > acquires/ releases it
> > > > > > > > > >       internally. This creates race
> > > > > > > > > > windows with MMU notifiers / workers.
> > > > > > > 
> > > > > > > This is a very intentional choice in the locking
> > > > > > > design: mmap_read_lock
> > > > > > > is held only in very specific parts of GPU SVM, and the driver should
> > > > > > > never need to take this lock.
> > > > > > > 
> > > > > > > Yes, notifiers can race, which is why the GPU fault
> > > > > > > handler and prefetch
> > > > > > > handler are structured as retry loops when a
> > > > > > > notifier race is detected.
> > > > > > > In practice, with well-behaved applications, these races should be
> > > > > > > rare—but they do occur, and the driver must handle them.
> > > > > > > 
> > > > > > > __xe_svm_handle_pagefault implements the page fault
> > > > > > > retry loop. VM bind
> > > > > > > prefetch has similar logic, although it is more
> > > > > > > spread out given that it
> > > > > > > is part of a deeper software pipeline.
> > > > > > > 
> > > > > > > FWIW, holding locks to avoid races was rejected by Sima because we
> > > > > > > reasoned it is essentially impossible to guarantee
> > > > > > > the absence of races
> > > > > > > by holding a lock. CPU page fault handlers are also effectively just
> > > > > > > large retry loops.
> > > > > > > 
> > > > > > > So this is one point I believe you will need to fixup driver side.
> > > > > > > 
> > > > > > 
> > > > > > Understood. Thank you for the detailed explanation and for pointing to
> > > > > > __xe_svm_handle_pagefault as a reference. We will restructure both our
> > > > > > fault handler and ioctl path to a betterretry loop
> > > > > > pattern with sequence
> > > > > > number race detection.
> > > > > > 
> > > > > 
> > > > > Yes, the typical pattern is:
> > > > > 
> > > > > - Try to migrate once
> > > > > - If you hit a race, give up, evict all memory back to
> > > > > system memory, and bind it
> > > > > 
> > > > > Atomics make this tricky because memory must move, but I’m not sure
> > > > > “XNACK off” applies here. However, GPU SVM provides a timeslice
> > > > > mechanism to ensure the CPU can’t move memory while the GPU needs to
> > > > > execute something.
> > > > 
> > > > Understood.
> > > > 
> > > > > 
> > > > > > > > > > 
> > > > > > > > > > 3. Multi GPU support
> > > > > > > > > > 
> > > > > > > > > > drm_gpusvm binds one drm_device to one
> > > > > > > > > > instance. In multi GPU systems,
> > > > > > > > > > each GPU gets an independent instance with its own range tree, MMU
> > > > > > > > > > notifiers, notifier_lock, and DMA mappings.
> > > > > > > > > > 
> > > > > > > 
> > > > > > > This is a part I am absolutely open to fixing. Right now, each
> > > > > > > drm_gpusvm_range has a single set of drm_gpusvm_pages. I am open to
> > > > > > > decoupling a GPU SVM instance from a single device, allowing each
> > > > > > > drm_gpusvm_range to have multiple sets of drm_gpusvm_pages (one per
> > > > > > > device).
> > > > > > > 
> > > > > > > This would give drivers the flexibility to use one
> > > > > > > GPU SVM instance per
> > > > > > > VM/device instance (as in Xe), or to maintain a
> > > > > > > single GPU SVM per CPU
> > > > > > > MM.
> > > > > > > 
> > > > > > 
> > > > > > That would be wonderful! Looking forward to your patch very much!
> > > > > > 
> > > > > 
> > > > > I can't say I'll code this but we thought about is as options and very
> > > > > open patches which refactor the object model for multiple use cases.
> > > > 
> > > > Understood. I will focus on single GPU first, and once we have a
> > > > solid v1, we'd be happy to explore contributing patches for the
> > > > multi-device object model refactoring.
> > > > 
> > > 
> > > I think roughly what would need to be done is:
> > > 
> > > - Move struct drm_gpusvm_pages out of struct drm_gpusvm_range.
> > > - Embed either a struct device or a struct drm_device in struct
> > >    drm_gpusvm_pages.
> > > - Drop struct drm_device from struct drm_gpusvm.
> > > - Have the driver’s range structure embed one or more struct
> > >    drm_gpusvm_pages in addition to struct drm_gpusvm_range.
> > > - Refactor a few range-based helpers (drm_gpusvm_range_pages_valid,
> > >    drm_gpusvm_range_get_pages, drm_gpusvm_range_unmap_pages), or simply
> > >    drop them entirely and update drivers to use the drm_gpusvm_pages
> > >    helpers instead.
> > > 
> > > Then it is up to the drivers whether struct drm_gpusvm maps to a single
> > > device or multiple devices. Either use case seems valid, and giving
> > > drivers the option appears to be the right approach, rather than having
> > > the common drm_gpusvm layer impose its own constraints.
> > > 
> > > This type of refactor can be done at any time as an independent patch,
> > > so feel free to post it whenever and I can verify on the Xe side that
> > > everything looks good.
> > > 
> > > Matt
> > > 
> > 
> > Really thanks for the detailed guidance and steps, it is very clear and
> > actionable. I'm excited about this direction, it gives the drivers more
> > flexibility. I'll start working on this as soon as possible. Will post
> > the multi-device refactor as a standalone series once it's well
> > validated. Thanks again for being so open to collaboration!
> > 
> > Regards,
> > Honglei
> > 
> > > > > 
> > > > > > 
> > > > > > > > > > This may brings huge overhead:
> > > > > > > > > >         - N x MMU notifier registrations
> > > > > > > > > > for the same address range
> > > > > > > 
> > > > > > > The notifier overhead is a real concern. We recently
> > > > > > > introduced two-pass
> > > > > > > notifiers [1] to speed up multi-device notifiers. At least in Xe, the
> > > > > > > TLB invalidations—which are the truly expensive part—can be pipelined
> > > > > > > using the two=pass approach. Currently, [1] only implements two-pass
> > > > > > > notifiers for userptr, but Xe’s GPU SVM will be updated to use them
> > > > > > > shortly.
> > > > > > > 
> > > > > > > [1] https://patchwork.freedesktop.org/series/153280/
> > > > > > > 
> > > > > > 
> > > > > > Thank you for the pointer to two-pass notifiers. Will study this
> > > > > > series.
> > > > > > 
> > > > > > > > > >         - N x hmm_range_fault() calls for the same page (KFD: 1x)
> > > > > > > 
> > > > > > > hmm_range_fault is extremely fast compared to the actual migration.
> > > > > > > Running hmm_range_fault on a 2MB region using 4KB pages takes less
> > > > > > > than 1µs. With THP or large device pages [2] (merged last week), it’s
> > > > > > > around 1/20 of a microsecond. So I wouldn’t be too
> > > > > > > concerned about this.
> > > > > > > 
> > > > > > > [2] https://patchwork.freedesktop.org/series/163141/
> > > > > > > 
> > > > > > 
> > > > > > That is very helpful data. Perhaps worry too much.
> > > > > > 
> > > > > > > > > >         - N x DMA mapping memory
> > > > > > > 
> > > > > > > You will always have N x DMA mapping memory if the
> > > > > > > pages are in system
> > > > > > > memory as the dma-mapping API is per device.
> > > > > > 
> > > > > > Totally agreed.
> > > > > > 
> > > > > > > 
> > > > > > > > > >         - N x invalidation + restore
> > > > > > > > > > worker scheduling per CPU unmap event
> > > > > > > > > >         - N x GPU page table flush / TLB invalidation
> > > > > > > 
> > > > > > > I agree you do not want serialize GPU page table flush / TLB
> > > > > > > invalidations. Hence two-pass notifiers [1].
> > > > > > 
> > > > > > Yes, will learn it.
> > > > > > 
> > > > > > > 
> > > > > > > > > >         - Increased mmap_lock hold time,
> > > > > > > > > > N callbacks serialize under it
> > > > > > > > > > 
> > > > > > > > > > compatibility issues:
> > > > > > > > > >         - Quiesce/resume scope mismatch:
> > > > > > > > > > to integrate with KFD compute
> > > > > > > > > >           queues, the driver reuses
> > > > > > > > > > kgd2kfd_quiesce_mm()/ resume_mm()
> > > > > > > > > >           which have process level semantics. Under the per GPU
> > > > > > > > > >           drm_gpusvm model, maybe there
> > > > > > > > > > are some issues on sync. To properly
> > > > > > > > > >           integrate with KFD under the
> > > > > > > > > > per SVM model, a compatibility or
> > > > > > > > > >           new per VM level queue control
> > > > > > > > > > APIs maybe need to introduced.
> > > > > > > > > > 
> > > > > > > 
> > > > > > > I thought the idea to get rid of KFD and move over
> > > > > > > to AMDGPU? I thought
> > > > > > > Christian mentioned this to me at XDC.
> > > > > > > 
> > > > > > 
> > > > > > > > > > Migration challenges:
> > > > > > > > > > 
> > > > > > > > > >       - No global migration decision logic: each per GPU SVM
> > > > > > > > > >         instance maintains its own
> > > > > > > > > > attribute tree independently. This
> > > > > > > > > >         allows conflicting settings (e.g., GPU0's SVM sets
> > > > > > > > > >         PREFERRED_LOC=GPU0 while GPU1's
> > > > > > > > > > SVM sets PREFERRED_LOC=GPU1
> > > > > > > > > >         for the same address range) with
> > > > > > > > > > no detection or resolution.
> > > > > > > > > >         A global attribute coordinator
> > > > > > > > > > or a shared manager is needed to
> > > > > > > > > >         provide a unified global view for migration decisions
> > > > > > > 
> > > > > > > Yes, this is hole in the Xe API too. We have told UMDs if they setup
> > > > > > > individual VMs with conflict attributes for a single
> > > > > > > CPU address space
> > > > > > > the behavior is undefined. Our UMD implement madvise
> > > > > > > is basically loop
> > > > > > > over al GPU VMs setting the same attributes.
> > > > > > 
> > > > > > Will follow the same approach for now, the UMD is
> > > > > > responsible for setting
> > > > > > consistent attributes across GPU VMs.
> > > > > > 
> > > > > 
> > > > > +1
> > > > > 
> > > > > > > 
> > > > > > > > > > 
> > > > > > > > > >       - migrate_vma_setup broadcast: one
> > > > > > > > > > GPU's migration triggers MMU
> > > > > > > > > >         notifier callbacks in ALL N-1 other drm_gpusvm instances,
> > > > > > > > > >         causing N-1 unnecessary restore
> > > > > > > > > > workers to be scheduled. And
> > > > > > > 
> > > > > > > My feeling is that you shouldn’t reschedule restore
> > > > > > > workers unless you
> > > > > > > actually have to invalidate page tables (i.e., you have a local SVM
> > > > > > > range within the notifier). So the first migration to an untouched
> > > > > > > region may trigger notifiers, but they won’t do anything because you
> > > > > > > don’t have any valid SVM ranges yet. Subsequent
> > > > > > > mappings of the migrated
> > > > > > > region won’t trigger a notifier unless the memory is moved again.
> > > > > > > 
> > > > > > 
> > > > > > That is a very good point. We should check whether we actually have
> > > > > > valid SVM ranges before scheduling restore workers. If
> > > > > > there is nothing
> > > > > > to invalidate, the notifier callback should be a no-op. We will review
> > > > > > our notifier callback logic to ensure we are not doing
> > > > > > unnecessary work
> > > > > > here. Thank you for pointing this out.
> > > > > > 
> > > > > > > > > >         creates races between the
> > > > > > > > > > initiating migration and the other
> > > > > > > > > >         instance's restore attempts.
> > > > > > > 
> > > > > > > Yes, if multiple devices try to migrate the same CPU
> > > > > > > pages at the same
> > > > > > > time, that will race. That’s why in Xe we have a module-level
> > > > > > > driver_migrate_lock. The first migration runs in read mode; if it
> > > > > > > detects a race and aborts, it then takes driver_migrate_lock in write
> > > > > > > mode so it becomes the only device allowed to move
> > > > > > > memory / CPU pages.
> > > > > > > See xe_svm_alloc_vram() for how this is used.
> > > > > > > 
> > > > > > > I’m not sure this approach will work for you, but I
> > > > > > > just wanted to point
> > > > > > > out that we identified this as a potential issue.
> > > > > > > 
> > > > > > 
> > > > > > Thank you for sharing the driver_migrate_lock approach and pointing to
> > > > > > xe_svm_alloc_vram(). Will explore whether a similar lock
> > > > > > pattern can work
> > > > > > for our case.
> > > > > > 
> > > > > > > > > > 
> > > > > > > > > >       - No cross instance migration serialization: each per GPU
> > > > > > > > > >         drm_gpusvm instance has independent locking, so two GPUs'
> > > > > > > > > >         "decide -> migrate -> remap"
> > > > > > > > > > sequences can interleave. While
> > > > > > > > > >         the kernel page lock prevents
> > > > > > > > > > truly simultaneous migration of
> > > > > > > > > >         the same physical page, the
> > > > > > > > > > losing side's retry (evict from
> > > > > > > > > >         other GPU's VRAM -> migrate
> > > > > > > > > > back) triggers broadcast notifier
> > > > > > > > > >         invalidations and restore
> > > > > > > > > > workers, compounding the ping pong
> > > > > > > > > >         problem above.
> > > > > > > > > > 
> > > > > > > 
> > > > > > > See the driver_migrate_lock above.
> > > > > > 
> > > > > > Acknowledged, thank you.
> > > > > > > 
> > > > > > > > > >       - No VRAM to VRAM migration: drm_pagemap_migrate_to_devmem()
> > > > > > > > > >         hardcodes
> > > > > > > > > > MIGRATE_VMA_SELECT_SYSTEM
> > > > > > > > > > (drm_pagemap.c:328), meaning
> > > > > > > > > >         it only selects system memory pages for migration.
> > > > > > > > > > 
> > > > > > > 
> > > > > > > I think this is fixed? We did find some core MM bugs
> > > > > > > that blocked VRAM
> > > > > > > to VRAM but those have been worked out.
> > > > > > > 
> > > > > > > The code I'm looking at:
> > > > > > > 
> > > > > > >     517 int drm_pagemap_migrate_to_devmem(struct
> > > > > > > drm_pagemap_devmem *devmem_allocation,
> > > > > > >     518                                   struct mm_struct *mm,
> > > > > > >     519                                   unsigned
> > > > > > > long start, unsigned long end,
> > > > > > >     520                                   const
> > > > > > > struct drm_pagemap_migrate_details *mdetails)
> > > > > > >     521 {
> > > > > > >     522         const struct drm_pagemap_devmem_ops
> > > > > > > *ops = devmem_allocation->ops;
> > > > > > >     523         struct drm_pagemap *dpagemap =
> > > > > > > devmem_allocation- >dpagemap;
> > > > > > >     524         struct dev_pagemap *pagemap = dpagemap->pagemap;
> > > > > > >     525         struct migrate_vma migrate = {
> > > > > > >     526                 .start          = start,
> > > > > > >     527                 .end            = end,
> > > > > > >     528                 .pgmap_owner    = pagemap->owner,
> > > > > > >     529                 .flags          =
> > > > > > > MIGRATE_VMA_SELECT_SYSTEM |
> > > > > > > MIGRATE_VMA_SELECT_DEVICE_COHERENT |
> > > > > > >     530                
> > > > > > > MIGRATE_VMA_SELECT_DEVICE_PRIVATE |
> > > > > > > MIGRATE_VMA_SELECT_COMPOUND,
> > > > > > >     531         };
> > > > > > > 
> > > > > > 
> > > > > > Thank you for checking! I am using v6.18 for this POC,
> > > > > > missed the fix, will
> > > > > > rebase to the latest.
> > > > > > 
> > > > > > 
> > > > > > > > > >       - CPU fault reverse migration race: CPU page fault triggers
> > > > > > > > > >         migrate_to_ram while GPU
> > > > > > > > > > instances are concurrently operating.
> > > > > > > > > >         Per GPU notifier_lock does not
> > > > > > > > > > protect cross GPU operations.
> > > > > > > 
> > > > > > > No, again retry loop as discussed above.
> > > > > > 
> > > > > > Understood.
> > > > > > 
> > > > > > > 
> > > > > > > > > > 
> > > > > > > > > > We believe a strong, well designed
> > > > > > > > > > solution at the framework level is
> > > > > > > > > > needed to properly address these problems, and we look forward to
> > > > > > > > > > discussion and suggestions.
> > > > > > > 
> > > > > > > Let's work together to figure out what is missing here.
> > > > > > 
> > > > > > Thank you so much, Matt. Your feedback has been
> > > > > > incredibly valuable and
> > > > > > has given us a much clearer picture of the framework's design.
> > > > > > Ireally appreciate the effort you put into building drm_gpusvm as a
> > > > > > shared framework. Will incorporate your suggestions into our next
> > > > > > revision and look forward to continuing the collaboration.
> > > > > > 
> > > > > 
> > > > > No problem. Happy to help.
> > > > 
> > > > Thank you again for all the detailed feedback.
> > > > 
> > > > Regards,
> > > > Honglei
> > > > 
> > > > > 
> > > > > Matt
> > > > > 
> > > > > > Regards,
> > > > > > Honglei
> > > > > > 
> > > > > > 
> > > > > > > 
> > > > > > > Matt
> > > > > > > 
> > > > > > > > > > 
> > > > > > > > > > Honglei Huang (12):
> > > > > > > > > >       drm/amdgpu: add SVM UAPI definitions
> > > > > > > > > >       drm/amdgpu: add SVM data structures and header
> > > > > > > > > >       drm/amdgpu: add SVM attribute data structures
> > > > > > > > > >       drm/amdgpu: implement SVM attribute tree operations
> > > > > > > > > >       drm/amdgpu: implement SVM attribute set
> > > > > > > > > >       drm/amdgpu: add SVM range data structures
> > > > > > > > > >       drm/amdgpu: implement SVM range PTE flags and GPU mapping
> > > > > > > > > >       drm/amdgpu: implement SVM range notifier and invalidation
> > > > > > > > > >       drm/amdgpu: implement SVM range workers
> > > > > > > > > >       drm/amdgpu: implement SVM core initialization and fini
> > > > > > > > > >       drm/amdgpu: implement SVM ioctl and fault handler
> > > > > > > > > >       drm/amdgpu: wire up SVM build system and fault handler
> > > > > > > > > > 
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/Kconfig            |   11 +
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/Makefile           |   13 +
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c       |    2 +
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_svm.c       |  430 ++++++
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h       |  147 ++
> > > > > > > > > >     
> > > > > > > > > > drivers/gpu/drm/amd/amdgpu/amdgpu_svm_attr.c 
> > > > > > > > > > |  894 +++++ +++++++
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_svm_attr.h  |  110 ++
> > > > > > > > > >     
> > > > > > > > > > drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
> > > > > > > > > > | 1196 +++++ ++++++++++++
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.h |   76 ++
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c        |   40 +-
> > > > > > > > > >      drivers/gpu/drm/amd/amdgpu/amdgpu_vm.h        |    4 +
> > > > > > > > > >      include/uapi/drm/amdgpu_drm.h                 |   39 +
> > > > > > > > > >      12 files changed, 2958 insertions(+), 4 deletions(-)
> > > > > > > > > >      create mode 100644 drivers/gpu/drm/amd/amdgpu/amdgpu_svm.c
> > > > > > > > > >      create mode 100644 drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h
> > > > > > > > > >      create mode 100644
> > > > > > > > > > drivers/gpu/drm/amd/amdgpu/
> > > > > > > > > > amdgpu_svm_attr.c
> > > > > > > > > >      create mode 100644
> > > > > > > > > > drivers/gpu/drm/amd/amdgpu/
> > > > > > > > > > amdgpu_svm_attr.h
> > > > > > > > > >      create mode 100644
> > > > > > > > > > drivers/gpu/drm/amd/amdgpu/
> > > > > > > > > > amdgpu_svm_range.c
> > > > > > > > > >      create mode 100644
> > > > > > > > > > drivers/gpu/drm/amd/amdgpu/
> > > > > > > > > > amdgpu_svm_range.h
> > > > > > > > > > 
> > > > > > > > > > 
> > > > > > > > > > base-commit: 7d0a66e4bb9081d75c82ec4957c50034cb0ea449
> > > > > > > > > 
> > > > > > > > 
> > > > > > 
> > > > 
> > 
> 
