
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cf4  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009f44  08009f44  0000af44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f84  08009f84  0000b00c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f84  08009f84  0000af84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f8c  08009f8c  0000b00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f8c  08009f8c  0000af8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f90  08009f90  0000af90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08009f94  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  08009fa0  0000b00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08009fa0  0000b130  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c56  00000000  00000000  0000b042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002330  00000000  00000000  0001cc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  0001efc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f4  00000000  00000000  0001fce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032b90  00000000  00000000  000206d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001331c  00000000  00000000  00053264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001439c5  00000000  00000000  00066580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9f45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036cc  00000000  00000000  001a9f88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e6  00000000  00000000  001ad654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000000c 	.word	0x2000000c
 800026c:	00000000 	.word	0x00000000
 8000270:	08009f2c 	.word	0x08009f2c

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000010 	.word	0x20000010
 800028c:	08009f2c 	.word	0x08009f2c

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b9b0 	b.w	8000e44 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b00:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000b02:	4688      	mov	r8, r1
 8000b04:	4604      	mov	r4, r0
 8000b06:	468e      	mov	lr, r1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d14a      	bne.n	8000ba2 <__udivmoddi4+0xa6>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4617      	mov	r7, r2
 8000b10:	d95f      	bls.n	8000bd2 <__udivmoddi4+0xd6>
 8000b12:	fab2 f682 	clz	r6, r2
 8000b16:	b14e      	cbz	r6, 8000b2c <__udivmoddi4+0x30>
 8000b18:	f1c6 0320 	rsb	r3, r6, #32
 8000b1c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000b20:	40b7      	lsls	r7, r6
 8000b22:	40b4      	lsls	r4, r6
 8000b24:	fa20 f303 	lsr.w	r3, r0, r3
 8000b28:	ea43 0e0e 	orr.w	lr, r3, lr
 8000b2c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b30:	fa1f fc87 	uxth.w	ip, r7
 8000b34:	0c23      	lsrs	r3, r4, #16
 8000b36:	fbbe f1f8 	udiv	r1, lr, r8
 8000b3a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000b3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000b42:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d907      	bls.n	8000b5a <__udivmoddi4+0x5e>
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b50:	d202      	bcs.n	8000b58 <__udivmoddi4+0x5c>
 8000b52:	429a      	cmp	r2, r3
 8000b54:	f200 8154 	bhi.w	8000e00 <__udivmoddi4+0x304>
 8000b58:	4601      	mov	r1, r0
 8000b5a:	1a9b      	subs	r3, r3, r2
 8000b5c:	b2a2      	uxth	r2, r4
 8000b5e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b62:	fb08 3310 	mls	r3, r8, r0, r3
 8000b66:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000b6e:	4594      	cmp	ip, r2
 8000b70:	d90b      	bls.n	8000b8a <__udivmoddi4+0x8e>
 8000b72:	18ba      	adds	r2, r7, r2
 8000b74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b78:	bf2c      	ite	cs
 8000b7a:	2401      	movcs	r4, #1
 8000b7c:	2400      	movcc	r4, #0
 8000b7e:	4594      	cmp	ip, r2
 8000b80:	d902      	bls.n	8000b88 <__udivmoddi4+0x8c>
 8000b82:	2c00      	cmp	r4, #0
 8000b84:	f000 813f 	beq.w	8000e06 <__udivmoddi4+0x30a>
 8000b88:	4618      	mov	r0, r3
 8000b8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b8e:	eba2 020c 	sub.w	r2, r2, ip
 8000b92:	2100      	movs	r1, #0
 8000b94:	b11d      	cbz	r5, 8000b9e <__udivmoddi4+0xa2>
 8000b96:	40f2      	lsrs	r2, r6
 8000b98:	2300      	movs	r3, #0
 8000b9a:	e9c5 2300 	strd	r2, r3, [r5]
 8000b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d905      	bls.n	8000bb2 <__udivmoddi4+0xb6>
 8000ba6:	b10d      	cbz	r5, 8000bac <__udivmoddi4+0xb0>
 8000ba8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bac:	2100      	movs	r1, #0
 8000bae:	4608      	mov	r0, r1
 8000bb0:	e7f5      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bb2:	fab3 f183 	clz	r1, r3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d14e      	bne.n	8000c58 <__udivmoddi4+0x15c>
 8000bba:	4543      	cmp	r3, r8
 8000bbc:	f0c0 8112 	bcc.w	8000de4 <__udivmoddi4+0x2e8>
 8000bc0:	4282      	cmp	r2, r0
 8000bc2:	f240 810f 	bls.w	8000de4 <__udivmoddi4+0x2e8>
 8000bc6:	4608      	mov	r0, r1
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d0e8      	beq.n	8000b9e <__udivmoddi4+0xa2>
 8000bcc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bd0:	e7e5      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bd2:	2a00      	cmp	r2, #0
 8000bd4:	f000 80ac 	beq.w	8000d30 <__udivmoddi4+0x234>
 8000bd8:	fab2 f682 	clz	r6, r2
 8000bdc:	2e00      	cmp	r6, #0
 8000bde:	f040 80bb 	bne.w	8000d58 <__udivmoddi4+0x25c>
 8000be2:	1a8b      	subs	r3, r1, r2
 8000be4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000be8:	b2bc      	uxth	r4, r7
 8000bea:	2101      	movs	r1, #1
 8000bec:	0c02      	lsrs	r2, r0, #16
 8000bee:	b280      	uxth	r0, r0
 8000bf0:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bf4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bf8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000bfc:	fb04 f20c 	mul.w	r2, r4, ip
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d90e      	bls.n	8000c22 <__udivmoddi4+0x126>
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c0a:	bf2c      	ite	cs
 8000c0c:	f04f 0901 	movcs.w	r9, #1
 8000c10:	f04f 0900 	movcc.w	r9, #0
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d903      	bls.n	8000c20 <__udivmoddi4+0x124>
 8000c18:	f1b9 0f00 	cmp.w	r9, #0
 8000c1c:	f000 80ec 	beq.w	8000df8 <__udivmoddi4+0x2fc>
 8000c20:	46c4      	mov	ip, r8
 8000c22:	1a9b      	subs	r3, r3, r2
 8000c24:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c2c:	fb04 f408 	mul.w	r4, r4, r8
 8000c30:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000c34:	4294      	cmp	r4, r2
 8000c36:	d90b      	bls.n	8000c50 <__udivmoddi4+0x154>
 8000c38:	18ba      	adds	r2, r7, r2
 8000c3a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000c3e:	bf2c      	ite	cs
 8000c40:	2001      	movcs	r0, #1
 8000c42:	2000      	movcc	r0, #0
 8000c44:	4294      	cmp	r4, r2
 8000c46:	d902      	bls.n	8000c4e <__udivmoddi4+0x152>
 8000c48:	2800      	cmp	r0, #0
 8000c4a:	f000 80d1 	beq.w	8000df0 <__udivmoddi4+0x2f4>
 8000c4e:	4698      	mov	r8, r3
 8000c50:	1b12      	subs	r2, r2, r4
 8000c52:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000c56:	e79d      	b.n	8000b94 <__udivmoddi4+0x98>
 8000c58:	f1c1 0620 	rsb	r6, r1, #32
 8000c5c:	408b      	lsls	r3, r1
 8000c5e:	fa08 f401 	lsl.w	r4, r8, r1
 8000c62:	fa00 f901 	lsl.w	r9, r0, r1
 8000c66:	fa22 f706 	lsr.w	r7, r2, r6
 8000c6a:	fa28 f806 	lsr.w	r8, r8, r6
 8000c6e:	408a      	lsls	r2, r1
 8000c70:	431f      	orrs	r7, r3
 8000c72:	fa20 f306 	lsr.w	r3, r0, r6
 8000c76:	0c38      	lsrs	r0, r7, #16
 8000c78:	4323      	orrs	r3, r4
 8000c7a:	fa1f fc87 	uxth.w	ip, r7
 8000c7e:	0c1c      	lsrs	r4, r3, #16
 8000c80:	fbb8 fef0 	udiv	lr, r8, r0
 8000c84:	fb00 881e 	mls	r8, r0, lr, r8
 8000c88:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000c8c:	fb0e f80c 	mul.w	r8, lr, ip
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	d90e      	bls.n	8000cb2 <__udivmoddi4+0x1b6>
 8000c94:	193c      	adds	r4, r7, r4
 8000c96:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c9a:	bf2c      	ite	cs
 8000c9c:	f04f 0b01 	movcs.w	fp, #1
 8000ca0:	f04f 0b00 	movcc.w	fp, #0
 8000ca4:	45a0      	cmp	r8, r4
 8000ca6:	d903      	bls.n	8000cb0 <__udivmoddi4+0x1b4>
 8000ca8:	f1bb 0f00 	cmp.w	fp, #0
 8000cac:	f000 80b8 	beq.w	8000e20 <__udivmoddi4+0x324>
 8000cb0:	46d6      	mov	lr, sl
 8000cb2:	eba4 0408 	sub.w	r4, r4, r8
 8000cb6:	fa1f f883 	uxth.w	r8, r3
 8000cba:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cbe:	fb00 4413 	mls	r4, r0, r3, r4
 8000cc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cc6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000cca:	45a4      	cmp	ip, r4
 8000ccc:	d90e      	bls.n	8000cec <__udivmoddi4+0x1f0>
 8000cce:	193c      	adds	r4, r7, r4
 8000cd0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cd4:	bf2c      	ite	cs
 8000cd6:	f04f 0801 	movcs.w	r8, #1
 8000cda:	f04f 0800 	movcc.w	r8, #0
 8000cde:	45a4      	cmp	ip, r4
 8000ce0:	d903      	bls.n	8000cea <__udivmoddi4+0x1ee>
 8000ce2:	f1b8 0f00 	cmp.w	r8, #0
 8000ce6:	f000 809f 	beq.w	8000e28 <__udivmoddi4+0x32c>
 8000cea:	4603      	mov	r3, r0
 8000cec:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cf0:	eba4 040c 	sub.w	r4, r4, ip
 8000cf4:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cf8:	4564      	cmp	r4, ip
 8000cfa:	4673      	mov	r3, lr
 8000cfc:	46e0      	mov	r8, ip
 8000cfe:	d302      	bcc.n	8000d06 <__udivmoddi4+0x20a>
 8000d00:	d107      	bne.n	8000d12 <__udivmoddi4+0x216>
 8000d02:	45f1      	cmp	r9, lr
 8000d04:	d205      	bcs.n	8000d12 <__udivmoddi4+0x216>
 8000d06:	ebbe 0302 	subs.w	r3, lr, r2
 8000d0a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d0e:	3801      	subs	r0, #1
 8000d10:	46e0      	mov	r8, ip
 8000d12:	b15d      	cbz	r5, 8000d2c <__udivmoddi4+0x230>
 8000d14:	ebb9 0203 	subs.w	r2, r9, r3
 8000d18:	eb64 0408 	sbc.w	r4, r4, r8
 8000d1c:	fa04 f606 	lsl.w	r6, r4, r6
 8000d20:	fa22 f301 	lsr.w	r3, r2, r1
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	431e      	orrs	r6, r3
 8000d28:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e736      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000d30:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d34:	0c01      	lsrs	r1, r0, #16
 8000d36:	4614      	mov	r4, r2
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	4696      	mov	lr, r2
 8000d3c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000d40:	2620      	movs	r6, #32
 8000d42:	4690      	mov	r8, r2
 8000d44:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000d48:	4610      	mov	r0, r2
 8000d4a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000d4e:	eba3 0308 	sub.w	r3, r3, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e74b      	b.n	8000bf0 <__udivmoddi4+0xf4>
 8000d58:	40b7      	lsls	r7, r6
 8000d5a:	f1c6 0320 	rsb	r3, r6, #32
 8000d5e:	fa01 f206 	lsl.w	r2, r1, r6
 8000d62:	fa21 f803 	lsr.w	r8, r1, r3
 8000d66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6a:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	40b0      	lsls	r0, r6
 8000d72:	4313      	orrs	r3, r2
 8000d74:	0c02      	lsrs	r2, r0, #16
 8000d76:	0c19      	lsrs	r1, r3, #16
 8000d78:	b280      	uxth	r0, r0
 8000d7a:	fbb8 f9fe 	udiv	r9, r8, lr
 8000d7e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000d82:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000d86:	fb09 f804 	mul.w	r8, r9, r4
 8000d8a:	4588      	cmp	r8, r1
 8000d8c:	d951      	bls.n	8000e32 <__udivmoddi4+0x336>
 8000d8e:	1879      	adds	r1, r7, r1
 8000d90:	f109 3cff 	add.w	ip, r9, #4294967295
 8000d94:	bf2c      	ite	cs
 8000d96:	f04f 0a01 	movcs.w	sl, #1
 8000d9a:	f04f 0a00 	movcc.w	sl, #0
 8000d9e:	4588      	cmp	r8, r1
 8000da0:	d902      	bls.n	8000da8 <__udivmoddi4+0x2ac>
 8000da2:	f1ba 0f00 	cmp.w	sl, #0
 8000da6:	d031      	beq.n	8000e0c <__udivmoddi4+0x310>
 8000da8:	eba1 0108 	sub.w	r1, r1, r8
 8000dac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db0:	fb09 f804 	mul.w	r8, r9, r4
 8000db4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dbe:	4543      	cmp	r3, r8
 8000dc0:	d235      	bcs.n	8000e2e <__udivmoddi4+0x332>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc8:	bf2c      	ite	cs
 8000dca:	f04f 0a01 	movcs.w	sl, #1
 8000dce:	f04f 0a00 	movcc.w	sl, #0
 8000dd2:	4543      	cmp	r3, r8
 8000dd4:	d2bb      	bcs.n	8000d4e <__udivmoddi4+0x252>
 8000dd6:	f1ba 0f00 	cmp.w	sl, #0
 8000dda:	d1b8      	bne.n	8000d4e <__udivmoddi4+0x252>
 8000ddc:	f1a9 0102 	sub.w	r1, r9, #2
 8000de0:	443b      	add	r3, r7
 8000de2:	e7b4      	b.n	8000d4e <__udivmoddi4+0x252>
 8000de4:	1a84      	subs	r4, r0, r2
 8000de6:	eb68 0203 	sbc.w	r2, r8, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	4696      	mov	lr, r2
 8000dee:	e6eb      	b.n	8000bc8 <__udivmoddi4+0xcc>
 8000df0:	443a      	add	r2, r7
 8000df2:	f1a8 0802 	sub.w	r8, r8, #2
 8000df6:	e72b      	b.n	8000c50 <__udivmoddi4+0x154>
 8000df8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dfc:	443b      	add	r3, r7
 8000dfe:	e710      	b.n	8000c22 <__udivmoddi4+0x126>
 8000e00:	3902      	subs	r1, #2
 8000e02:	443b      	add	r3, r7
 8000e04:	e6a9      	b.n	8000b5a <__udivmoddi4+0x5e>
 8000e06:	443a      	add	r2, r7
 8000e08:	3802      	subs	r0, #2
 8000e0a:	e6be      	b.n	8000b8a <__udivmoddi4+0x8e>
 8000e0c:	eba7 0808 	sub.w	r8, r7, r8
 8000e10:	f1a9 0c02 	sub.w	ip, r9, #2
 8000e14:	4441      	add	r1, r8
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fb09 f804 	mul.w	r8, r9, r4
 8000e1e:	e7c9      	b.n	8000db4 <__udivmoddi4+0x2b8>
 8000e20:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	e744      	b.n	8000cb2 <__udivmoddi4+0x1b6>
 8000e28:	3b02      	subs	r3, #2
 8000e2a:	443c      	add	r4, r7
 8000e2c:	e75e      	b.n	8000cec <__udivmoddi4+0x1f0>
 8000e2e:	4649      	mov	r1, r9
 8000e30:	e78d      	b.n	8000d4e <__udivmoddi4+0x252>
 8000e32:	eba1 0108 	sub.w	r1, r1, r8
 8000e36:	46cc      	mov	ip, r9
 8000e38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3c:	fb09 f804 	mul.w	r8, r9, r4
 8000e40:	e7b8      	b.n	8000db4 <__udivmoddi4+0x2b8>
 8000e42:	bf00      	nop

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e4e:	463b      	mov	r3, r7
 8000e50:	2220      	movs	r2, #32
 8000e52:	2100      	movs	r1, #0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f009 f83d 	bl	8009ed4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8000f0c <MX_ADC1_Init+0xc4>)
 8000e5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000e60:	4b29      	ldr	r3, [pc, #164]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e62:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000e66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e68:	4b27      	ldr	r3, [pc, #156]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e6e:	4b26      	ldr	r3, [pc, #152]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e74:	4b24      	ldr	r3, [pc, #144]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e7a:	4b23      	ldr	r3, [pc, #140]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e7c:	2204      	movs	r2, #4
 8000e7e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e80:	4b21      	ldr	r3, [pc, #132]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e86:	4b20      	ldr	r3, [pc, #128]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e92:	4b1d      	ldr	r3, [pc, #116]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ea0:	4b19      	ldr	r3, [pc, #100]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ea6:	4b18      	ldr	r3, [pc, #96]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000eae:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000eb4:	4b14      	ldr	r3, [pc, #80]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000eba:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ec2:	4811      	ldr	r0, [pc, #68]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000ec4:	f000 ff2c 	bl	8001d20 <HAL_ADC_Init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000ece:	f000 f9e9 	bl	80012a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <MX_ADC1_Init+0xc8>)
 8000ed4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ed6:	2306      	movs	r3, #6
 8000ed8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ede:	237f      	movs	r3, #127	@ 0x7f
 8000ee0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ee2:	2304      	movs	r3, #4
 8000ee4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eea:	463b      	mov	r3, r7
 8000eec:	4619      	mov	r1, r3
 8000eee:	4806      	ldr	r0, [pc, #24]	@ (8000f08 <MX_ADC1_Init+0xc0>)
 8000ef0:	f001 fa3e 	bl	8002370 <HAL_ADC_ConfigChannel>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000efa:	f000 f9d3 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000efe:	bf00      	nop
 8000f00:	3720      	adds	r7, #32
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000028 	.word	0x20000028
 8000f0c:	42028000 	.word	0x42028000
 8000f10:	0c900008 	.word	0x0c900008

08000f14 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b0cc      	sub	sp, #304	@ 0x130
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f1e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f22:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f38:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000f42:	461a      	mov	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	f008 ffc5 	bl	8009ed4 <memset>
  if(adcHandle->Instance==ADC1)
 8000f4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a30      	ldr	r2, [pc, #192]	@ (8001018 <HAL_ADC_MspInit+0x104>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d157      	bne.n	800100c <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000f5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f60:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000f64:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f68:	f04f 0300 	mov.w	r3, #0
 8000f6c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000f70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f74:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000f78:	2200      	movs	r2, #0
 8000f7a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f7e:	f107 0310 	add.w	r3, r7, #16
 8000f82:	4618      	mov	r0, r3
 8000f84:	f003 f9ee 	bl	8004364 <HAL_RCCEx_PeriphCLKConfig>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8000f8e:	f000 f989 	bl	80012a4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f92:	4b22      	ldr	r3, [pc, #136]	@ (800101c <HAL_ADC_MspInit+0x108>)
 8000f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f98:	4a20      	ldr	r2, [pc, #128]	@ (800101c <HAL_ADC_MspInit+0x108>)
 8000f9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800101c <HAL_ADC_MspInit+0x108>)
 8000fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fa8:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8000fac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fb0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fba:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000fbe:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc0:	4b16      	ldr	r3, [pc, #88]	@ (800101c <HAL_ADC_MspInit+0x108>)
 8000fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fc6:	4a15      	ldr	r2, [pc, #84]	@ (800101c <HAL_ADC_MspInit+0x108>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <HAL_ADC_MspInit+0x108>)
 8000fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fd6:	f003 0201 	and.w	r2, r3, #1
 8000fda:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fde:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fe8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000fec:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fee:	2340      	movs	r3, #64	@ 0x40
 8000ff0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001004:	4619      	mov	r1, r3
 8001006:	4806      	ldr	r0, [pc, #24]	@ (8001020 <HAL_ADC_MspInit+0x10c>)
 8001008:	f002 f8c4 	bl	8003194 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800100c:	bf00      	nop
 800100e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	42028000 	.word	0x42028000
 800101c:	44020c00 	.word	0x44020c00
 8001020:	42020000 	.word	0x42020000

08001024 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102a:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <MX_GPIO_Init+0x50>)
 800102c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001030:	4a10      	ldr	r2, [pc, #64]	@ (8001074 <MX_GPIO_Init+0x50>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800103a:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <MX_GPIO_Init+0x50>)
 800103c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001048:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <MX_GPIO_Init+0x50>)
 800104a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800104e:	4a09      	ldr	r2, [pc, #36]	@ (8001074 <MX_GPIO_Init+0x50>)
 8001050:	f043 0308 	orr.w	r3, r3, #8
 8001054:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <MX_GPIO_Init+0x50>)
 800105a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800105e:	f003 0308 	and.w	r3, r3, #8
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]

}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	44020c00 	.word	0x44020c00

08001078 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 800107c:	f002 f9e8 	bl	8003450 <HAL_ICACHE_Enable>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8001086:	f000 f90d 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <calculaTemperatura>:
 * 	3. Converter o valor para tenso (V)
 *	4. Efetuar o clculo para converter para C (PROCESS VALUE)
 *	5. Para evitar valores discrepantes, ser feito uma mdia de 10 leituras
 */

float calculaTemperatura(){
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0

	float tensaoLM35 = 0.0f;
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	607b      	str	r3, [r7, #4]

	for(int i = 0; i < NUM_MEDICOES; i++){
 800109c:	2300      	movs	r3, #0
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	e017      	b.n	80010d2 <calculaTemperatura+0x42>

		HAL_ADC_Start(&hadc1);
 80010a2:	481a      	ldr	r0, [pc, #104]	@ (800110c <calculaTemperatura+0x7c>)
 80010a4:	f000 ff90 	bl	8001fc8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, ADC_1_TIMEOUT);
 80010a8:	210a      	movs	r1, #10
 80010aa:	4818      	ldr	r0, [pc, #96]	@ (800110c <calculaTemperatura+0x7c>)
 80010ac:	f001 f87a 	bl	80021a4 <HAL_ADC_PollForConversion>
		tensaoLM35 += ADCtoVolts(&hadc1);
 80010b0:	4816      	ldr	r0, [pc, #88]	@ (800110c <calculaTemperatura+0x7c>)
 80010b2:	f000 f831 	bl	8001118 <ADCtoVolts>
 80010b6:	eeb0 7a40 	vmov.f32	s14, s0
 80010ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80010be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010c2:	edc7 7a01 	vstr	s15, [r7, #4]

		HAL_ADC_Stop(&hadc1);
 80010c6:	4811      	ldr	r0, [pc, #68]	@ (800110c <calculaTemperatura+0x7c>)
 80010c8:	f001 f838 	bl	800213c <HAL_ADC_Stop>
	for(int i = 0; i < NUM_MEDICOES; i++){
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	3301      	adds	r3, #1
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	2b09      	cmp	r3, #9
 80010d6:	dde4      	ble.n	80010a2 <calculaTemperatura+0x12>
	}

	tensaoLM35 = tensaoLM35 / NUM_MEDICOES;
 80010d8:	ed97 7a01 	vldr	s14, [r7, #4]
 80010dc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e4:	edc7 7a01 	vstr	s15, [r7, #4]

	temperaturaAtual = tensaoLM35 * FATOR_CONVERSAO_LM35_VOLS;
 80010e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80010ec:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001110 <calculaTemperatura+0x80>
 80010f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f4:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <calculaTemperatura+0x84>)
 80010f6:	edc3 7a00 	vstr	s15, [r3]

	return temperaturaAtual;
 80010fa:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <calculaTemperatura+0x84>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	ee07 3a90 	vmov	s15, r3

}
 8001102:	eeb0 0a67 	vmov.f32	s0, s15
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000028 	.word	0x20000028
 8001110:	42c80000 	.word	0x42c80000
 8001114:	20000090 	.word	0x20000090

08001118 <ADCtoVolts>:
 * 	  Helper da funo float calculaTemperatura();
 * 	  Basicamente dar um GetValue no canal de AD e
 * 	  Retornar o valor em volts
 */

float ADCtoVolts(ADC_HandleTypeDef *adc_channel){
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]

	float tensaoCalculada = 0;
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
	valorLidoAD = HAL_ADC_GetValue(adc_channel);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f001 f914 	bl	8002354 <HAL_ADC_GetValue>
 800112c:	4603      	mov	r3, r0
 800112e:	4a16      	ldr	r2, [pc, #88]	@ (8001188 <ADCtoVolts+0x70>)
 8001130:	6013      	str	r3, [r2, #0]

	tensaoCalculada = (valorLidoAD * TENSAO_REFERENCIA_AD) / RESOLUCAO_ADC_LM35;
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <ADCtoVolts+0x70>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff f9ec 	bl	8000514 <__aeabi_ui2d>
 800113c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001178 <ADCtoVolts+0x60>)
 800113e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001142:	f7ff fa61 	bl	8000608 <__aeabi_dmul>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001180 <ADCtoVolts+0x68>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff fb82 	bl	800085c <__aeabi_ddiv>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4610      	mov	r0, r2
 800115e:	4619      	mov	r1, r3
 8001160:	f7ff fc64 	bl	8000a2c <__aeabi_d2f>
 8001164:	4603      	mov	r3, r0
 8001166:	60fb      	str	r3, [r7, #12]

	return tensaoCalculada;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	ee07 3a90 	vmov	s15, r3
}
 800116e:	eeb0 0a67 	vmov.f32	s0, s15
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	66666666 	.word	0x66666666
 800117c:	400a6666 	.word	0x400a6666
 8001180:	00000000 	.word	0x00000000
 8001184:	40affe00 	.word	0x40affe00
 8001188:	20000094 	.word	0x20000094

0800118c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001190:	f000 fa44 	bl	800161c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001194:	f000 f814 	bl	80011c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001198:	f7ff ff44 	bl	8001024 <MX_GPIO_Init>
  MX_ADC1_Init();
 800119c:	f7ff fe54 	bl	8000e48 <MX_ADC1_Init>
  MX_ICACHE_Init();
 80011a0:	f7ff ff6a 	bl	8001078 <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 80011a4:	f000 f936 	bl	8001414 <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(2000);
 80011a8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011ac:	f000 faf4 	bl	8001798 <HAL_Delay>
	  calculaTemperatura();
 80011b0:	f7ff ff6e 	bl	8001090 <calculaTemperatura>
	  HAL_Delay(2000);
 80011b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011b8:	f000 faee 	bl	8001798 <HAL_Delay>
	  HAL_Delay(2000);
 80011bc:	bf00      	nop
 80011be:	e7f3      	b.n	80011a8 <main+0x1c>

080011c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b09c      	sub	sp, #112	@ 0x70
 80011c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c6:	f107 0320 	add.w	r3, r7, #32
 80011ca:	2250      	movs	r2, #80	@ 0x50
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f008 fe80 	bl	8009ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d4:	f107 0308 	add.w	r3, r7, #8
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
 80011e4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80011e6:	4b2d      	ldr	r3, [pc, #180]	@ (800129c <SystemClock_Config+0xdc>)
 80011e8:	691b      	ldr	r3, [r3, #16]
 80011ea:	4a2c      	ldr	r2, [pc, #176]	@ (800129c <SystemClock_Config+0xdc>)
 80011ec:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80011f0:	6113      	str	r3, [r2, #16]
 80011f2:	4b2a      	ldr	r3, [pc, #168]	@ (800129c <SystemClock_Config+0xdc>)
 80011f4:	691b      	ldr	r3, [r3, #16]
 80011f6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011fe:	bf00      	nop
 8001200:	4b26      	ldr	r3, [pc, #152]	@ (800129c <SystemClock_Config+0xdc>)
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	f003 0308 	and.w	r3, r3, #8
 8001208:	2b08      	cmp	r3, #8
 800120a:	d1f9      	bne.n	8001200 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 800120c:	2310      	movs	r3, #16
 800120e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8001210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001214:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8001216:	2320      	movs	r3, #32
 8001218:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 800121e:	2302      	movs	r3, #2
 8001220:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001222:	2301      	movs	r3, #1
 8001224:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 8001226:	237d      	movs	r3, #125	@ 0x7d
 8001228:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800122a:	2302      	movs	r3, #2
 800122c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800122e:	2302      	movs	r3, #2
 8001230:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001232:	2302      	movs	r3, #2
 8001234:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001236:	2308      	movs	r3, #8
 8001238:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800123a:	2300      	movs	r3, #0
 800123c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001242:	f107 0320 	add.w	r3, r7, #32
 8001246:	4618      	mov	r0, r3
 8001248:	f002 f912 	bl	8003470 <HAL_RCC_OscConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001252:	f000 f827 	bl	80012a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001256:	231f      	movs	r3, #31
 8001258:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125a:	2303      	movs	r3, #3
 800125c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800126e:	f107 0308 	add.w	r3, r7, #8
 8001272:	2105      	movs	r1, #5
 8001274:	4618      	mov	r0, r3
 8001276:	f002 fd33 	bl	8003ce0 <HAL_RCC_ClockConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001280:	f000 f810 	bl	80012a4 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <SystemClock_Config+0xe0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800128c:	4a04      	ldr	r2, [pc, #16]	@ (80012a0 <SystemClock_Config+0xe0>)
 800128e:	f043 0320 	orr.w	r3, r3, #32
 8001292:	6013      	str	r3, [r2, #0]
}
 8001294:	bf00      	nop
 8001296:	3770      	adds	r7, #112	@ 0x70
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	44020800 	.word	0x44020800
 80012a0:	40022000 	.word	0x40022000

080012a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a8:	b672      	cpsid	i
}
 80012aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <Error_Handler+0x8>

080012b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012be:	b480      	push	{r7}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012c2:	bf00      	nop
 80012c4:	e7fd      	b.n	80012c2 <NMI_Handler+0x4>

080012c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ca:	bf00      	nop
 80012cc:	e7fd      	b.n	80012ca <HardFault_Handler+0x4>

080012ce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d2:	bf00      	nop
 80012d4:	e7fd      	b.n	80012d2 <MemManage_Handler+0x4>

080012d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012da:	bf00      	nop
 80012dc:	e7fd      	b.n	80012da <BusFault_Handler+0x4>

080012de <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e2:	bf00      	nop
 80012e4:	e7fd      	b.n	80012e2 <UsageFault_Handler+0x4>

080012e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001314:	f000 fa20 	bl	8001758 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}

0800131c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001322:	4b35      	ldr	r3, [pc, #212]	@ (80013f8 <SystemInit+0xdc>)
 8001324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001328:	4a33      	ldr	r2, [pc, #204]	@ (80013f8 <SystemInit+0xdc>)
 800132a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800132e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001332:	4b32      	ldr	r3, [pc, #200]	@ (80013fc <SystemInit+0xe0>)
 8001334:	2201      	movs	r2, #1
 8001336:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001338:	4b30      	ldr	r3, [pc, #192]	@ (80013fc <SystemInit+0xe0>)
 800133a:	2200      	movs	r2, #0
 800133c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800133e:	4b2f      	ldr	r3, [pc, #188]	@ (80013fc <SystemInit+0xe0>)
 8001340:	2200      	movs	r2, #0
 8001342:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001344:	4b2d      	ldr	r3, [pc, #180]	@ (80013fc <SystemInit+0xe0>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	492c      	ldr	r1, [pc, #176]	@ (80013fc <SystemInit+0xe0>)
 800134a:	4b2d      	ldr	r3, [pc, #180]	@ (8001400 <SystemInit+0xe4>)
 800134c:	4013      	ands	r3, r2
 800134e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001350:	4b2a      	ldr	r3, [pc, #168]	@ (80013fc <SystemInit+0xe0>)
 8001352:	2200      	movs	r2, #0
 8001354:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001356:	4b29      	ldr	r3, [pc, #164]	@ (80013fc <SystemInit+0xe0>)
 8001358:	2200      	movs	r2, #0
 800135a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 800135c:	4b27      	ldr	r3, [pc, #156]	@ (80013fc <SystemInit+0xe0>)
 800135e:	2200      	movs	r2, #0
 8001360:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001362:	4b26      	ldr	r3, [pc, #152]	@ (80013fc <SystemInit+0xe0>)
 8001364:	4a27      	ldr	r2, [pc, #156]	@ (8001404 <SystemInit+0xe8>)
 8001366:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001368:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <SystemInit+0xe0>)
 800136a:	2200      	movs	r2, #0
 800136c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800136e:	4b23      	ldr	r3, [pc, #140]	@ (80013fc <SystemInit+0xe0>)
 8001370:	4a24      	ldr	r2, [pc, #144]	@ (8001404 <SystemInit+0xe8>)
 8001372:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001374:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <SystemInit+0xe0>)
 8001376:	2200      	movs	r2, #0
 8001378:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800137a:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <SystemInit+0xe0>)
 800137c:	4a21      	ldr	r2, [pc, #132]	@ (8001404 <SystemInit+0xe8>)
 800137e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001380:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <SystemInit+0xe0>)
 8001382:	2200      	movs	r2, #0
 8001384:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001386:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <SystemInit+0xe0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <SystemInit+0xe0>)
 800138c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001390:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001392:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <SystemInit+0xe0>)
 8001394:	2200      	movs	r2, #0
 8001396:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001398:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <SystemInit+0xdc>)
 800139a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800139e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80013a0:	4b19      	ldr	r3, [pc, #100]	@ (8001408 <SystemInit+0xec>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80013a8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80013b0:	d003      	beq.n	80013ba <SystemInit+0x9e>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80013b8:	d117      	bne.n	80013ea <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <SystemInit+0xec>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d005      	beq.n	80013d2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <SystemInit+0xec>)
 80013c8:	4a10      	ldr	r2, [pc, #64]	@ (800140c <SystemInit+0xf0>)
 80013ca:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80013cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <SystemInit+0xec>)
 80013ce:	4a10      	ldr	r2, [pc, #64]	@ (8001410 <SystemInit+0xf4>)
 80013d0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80013d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <SystemInit+0xec>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001408 <SystemInit+0xec>)
 80013d8:	f043 0302 	orr.w	r3, r3, #2
 80013dc:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80013de:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <SystemInit+0xec>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	4a09      	ldr	r2, [pc, #36]	@ (8001408 <SystemInit+0xec>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	61d3      	str	r3, [r2, #28]
  }
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000ed00 	.word	0xe000ed00
 80013fc:	44020c00 	.word	0x44020c00
 8001400:	eae2eae3 	.word	0xeae2eae3
 8001404:	01010280 	.word	0x01010280
 8001408:	40022000 	.word	0x40022000
 800140c:	08192a3b 	.word	0x08192a3b
 8001410:	4c5d6e7f 	.word	0x4c5d6e7f

08001414 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001418:	4b22      	ldr	r3, [pc, #136]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 800141a:	4a23      	ldr	r2, [pc, #140]	@ (80014a8 <MX_USART3_UART_Init+0x94>)
 800141c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800141e:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001420:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001424:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001426:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800142c:	4b1d      	ldr	r3, [pc, #116]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001432:	4b1c      	ldr	r3, [pc, #112]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001438:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 800143a:	220c      	movs	r2, #12
 800143c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143e:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001444:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800144a:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001450:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001452:	2200      	movs	r2, #0
 8001454:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001456:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001458:	2200      	movs	r2, #0
 800145a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800145c:	4811      	ldr	r0, [pc, #68]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 800145e:	f007 ffd9 	bl	8009414 <HAL_UART_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001468:	f7ff ff1c 	bl	80012a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800146c:	2100      	movs	r1, #0
 800146e:	480d      	ldr	r0, [pc, #52]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001470:	f008 fc66 	bl	8009d40 <HAL_UARTEx_SetTxFifoThreshold>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800147a:	f7ff ff13 	bl	80012a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800147e:	2100      	movs	r1, #0
 8001480:	4808      	ldr	r0, [pc, #32]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001482:	f008 fc9b 	bl	8009dbc <HAL_UARTEx_SetRxFifoThreshold>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800148c:	f7ff ff0a 	bl	80012a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001490:	4804      	ldr	r0, [pc, #16]	@ (80014a4 <MX_USART3_UART_Init+0x90>)
 8001492:	f008 fc1c 	bl	8009cce <HAL_UARTEx_DisableFifoMode>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800149c:	f7ff ff02 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000098 	.word	0x20000098
 80014a8:	40004800 	.word	0x40004800

080014ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b0cc      	sub	sp, #304	@ 0x130
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014ba:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014d0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014d4:	4618      	mov	r0, r3
 80014d6:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80014da:	461a      	mov	r2, r3
 80014dc:	2100      	movs	r1, #0
 80014de:	f008 fcf9 	bl	8009ed4 <memset>
  if(uartHandle->Instance==USART3)
 80014e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a33      	ldr	r2, [pc, #204]	@ (80015bc <HAL_UART_MspInit+0x110>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d15d      	bne.n	80015b0 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014f8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80014fc:	f04f 0204 	mov.w	r2, #4
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001508:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800150c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001510:	2200      	movs	r2, #0
 8001512:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001514:	f107 0310 	add.w	r3, r7, #16
 8001518:	4618      	mov	r0, r3
 800151a:	f002 ff23 	bl	8004364 <HAL_RCCEx_PeriphCLKConfig>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001524:	f7ff febe 	bl	80012a4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001528:	4b25      	ldr	r3, [pc, #148]	@ (80015c0 <HAL_UART_MspInit+0x114>)
 800152a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800152e:	4a24      	ldr	r2, [pc, #144]	@ (80015c0 <HAL_UART_MspInit+0x114>)
 8001530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001534:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001538:	4b21      	ldr	r3, [pc, #132]	@ (80015c0 <HAL_UART_MspInit+0x114>)
 800153a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800153e:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001542:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001546:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001550:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001554:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <HAL_UART_MspInit+0x114>)
 8001558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800155c:	4a18      	ldr	r2, [pc, #96]	@ (80015c0 <HAL_UART_MspInit+0x114>)
 800155e:	f043 0308 	orr.w	r3, r3, #8
 8001562:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001566:	4b16      	ldr	r3, [pc, #88]	@ (80015c0 <HAL_UART_MspInit+0x114>)
 8001568:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800156c:	f003 0208 	and.w	r2, r3, #8
 8001570:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001574:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800157e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001582:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001584:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001588:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158c:	2302      	movs	r3, #2
 800158e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800159e:	2307      	movs	r3, #7
 80015a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <HAL_UART_MspInit+0x118>)
 80015ac:	f001 fdf2 	bl	8003194 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015b0:	bf00      	nop
 80015b2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40004800 	.word	0x40004800
 80015c0:	44020c00 	.word	0x44020c00
 80015c4:	42020c00 	.word	0x42020c00

080015c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015c8:	480d      	ldr	r0, [pc, #52]	@ (8001600 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015ca:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015cc:	f7ff fea6 	bl	800131c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d0:	480c      	ldr	r0, [pc, #48]	@ (8001604 <LoopForever+0x6>)
  ldr r1, =_edata
 80015d2:	490d      	ldr	r1, [pc, #52]	@ (8001608 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015d4:	4a0d      	ldr	r2, [pc, #52]	@ (800160c <LoopForever+0xe>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d8:	e002      	b.n	80015e0 <LoopCopyDataInit>

080015da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015de:	3304      	adds	r3, #4

080015e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e4:	d3f9      	bcc.n	80015da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001614 <LoopForever+0x16>)
  movs r3, #0
 80015ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015ec:	e001      	b.n	80015f2 <LoopFillZerobss>

080015ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f0:	3204      	adds	r2, #4

080015f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f4:	d3fb      	bcc.n	80015ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80015f6:	f008 fc75 	bl	8009ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015fa:	f7ff fdc7 	bl	800118c <main>

080015fe <LoopForever>:

LoopForever:
    b LoopForever
 80015fe:	e7fe      	b.n	80015fe <LoopForever>
  ldr   r0, =_estack
 8001600:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001608:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800160c:	08009f94 	.word	0x08009f94
  ldr r2, =_sbss
 8001610:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001614:	20000130 	.word	0x20000130

08001618 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001618:	e7fe      	b.n	8001618 <ADC1_IRQHandler>
	...

0800161c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001620:	2003      	movs	r0, #3
 8001622:	f001 fce2 	bl	8002fea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001626:	f002 fd13 	bl	8004050 <HAL_RCC_GetSysClockFreq>
 800162a:	4602      	mov	r2, r0
 800162c:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <HAL_Init+0x44>)
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	490b      	ldr	r1, [pc, #44]	@ (8001664 <HAL_Init+0x48>)
 8001636:	5ccb      	ldrb	r3, [r1, r3]
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <HAL_Init+0x4c>)
 800163e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001640:	2004      	movs	r0, #4
 8001642:	f001 fd19 	bl	8003078 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001646:	200f      	movs	r0, #15
 8001648:	f000 f810 	bl	800166c <HAL_InitTick>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e002      	b.n	800165c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001656:	f7ff fe2b 	bl	80012b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	bd80      	pop	{r7, pc}
 8001660:	44020c00 	.word	0x44020c00
 8001664:	08009f44 	.word	0x08009f44
 8001668:	20000000 	.word	0x20000000

0800166c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001678:	4b33      	ldr	r3, [pc, #204]	@ (8001748 <HAL_InitTick+0xdc>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e05c      	b.n	800173e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001684:	4b31      	ldr	r3, [pc, #196]	@ (800174c <HAL_InitTick+0xe0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b04      	cmp	r3, #4
 800168e:	d10c      	bne.n	80016aa <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001690:	4b2f      	ldr	r3, [pc, #188]	@ (8001750 <HAL_InitTick+0xe4>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b2c      	ldr	r3, [pc, #176]	@ (8001748 <HAL_InitTick+0xdc>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800169e:	fbb3 f3f1 	udiv	r3, r3, r1
 80016a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	e037      	b.n	800171a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80016aa:	f001 fd3d 	bl	8003128 <HAL_SYSTICK_GetCLKSourceConfig>
 80016ae:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d023      	beq.n	80016fe <HAL_InitTick+0x92>
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d82d      	bhi.n	8001718 <HAL_InitTick+0xac>
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_InitTick+0x5e>
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d00d      	beq.n	80016e4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80016c8:	e026      	b.n	8001718 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80016ca:	4b21      	ldr	r3, [pc, #132]	@ (8001750 <HAL_InitTick+0xe4>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001748 <HAL_InitTick+0xdc>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	4619      	mov	r1, r3
 80016d4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80016d8:	fbb3 f3f1 	udiv	r3, r3, r1
 80016dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e0:	60fb      	str	r3, [r7, #12]
        break;
 80016e2:	e01a      	b.n	800171a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80016e4:	4b18      	ldr	r3, [pc, #96]	@ (8001748 <HAL_InitTick+0xdc>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80016f2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	60fb      	str	r3, [r7, #12]
        break;
 80016fc:	e00d      	b.n	800171a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80016fe:	4b12      	ldr	r3, [pc, #72]	@ (8001748 <HAL_InitTick+0xdc>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	461a      	mov	r2, r3
 8001704:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001708:	fbb3 f3f2 	udiv	r3, r3, r2
 800170c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001710:	fbb2 f3f3 	udiv	r3, r2, r3
 8001714:	60fb      	str	r3, [r7, #12]
        break;
 8001716:	e000      	b.n	800171a <HAL_InitTick+0xae>
        break;
 8001718:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800171a:	68f8      	ldr	r0, [r7, #12]
 800171c:	f001 fc8a 	bl	8003034 <HAL_SYSTICK_Config>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e009      	b.n	800173e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800172a:	2200      	movs	r2, #0
 800172c:	6879      	ldr	r1, [r7, #4]
 800172e:	f04f 30ff 	mov.w	r0, #4294967295
 8001732:	f001 fc65 	bl	8003000 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001736:	4a07      	ldr	r2, [pc, #28]	@ (8001754 <HAL_InitTick+0xe8>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000008 	.word	0x20000008
 800174c:	e000e010 	.word	0xe000e010
 8001750:	20000000 	.word	0x20000000
 8001754:	20000004 	.word	0x20000004

08001758 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_IncTick+0x20>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	461a      	mov	r2, r3
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_IncTick+0x24>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4413      	add	r3, r2
 8001768:	4a04      	ldr	r2, [pc, #16]	@ (800177c <HAL_IncTick+0x24>)
 800176a:	6013      	str	r3, [r2, #0]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000008 	.word	0x20000008
 800177c:	2000012c 	.word	0x2000012c

08001780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return uwTick;
 8001784:	4b03      	ldr	r3, [pc, #12]	@ (8001794 <HAL_GetTick+0x14>)
 8001786:	681b      	ldr	r3, [r3, #0]
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	2000012c 	.word	0x2000012c

08001798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017a0:	f7ff ffee 	bl	8001780 <HAL_GetTick>
 80017a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b0:	d005      	beq.n	80017be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017b2:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <HAL_Delay+0x44>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4413      	add	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017be:	bf00      	nop
 80017c0:	f7ff ffde 	bl	8001780 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d8f7      	bhi.n	80017c0 <HAL_Delay+0x28>
  {
  }
}
 80017d0:	bf00      	nop
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000008 	.word	0x20000008

080017e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	431a      	orrs	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	609a      	str	r2, [r3, #8]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	609a      	str	r2, [r3, #8]
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001856:	f043 0201 	orr.w	r2, r3, #1
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001876:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800187a:	4a05      	ldr	r2, [pc, #20]	@ (8001890 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	42028000 	.word	0x42028000

08001894 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001894:	b480      	push	{r7}
 8001896:	b087      	sub	sp, #28
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	3360      	adds	r3, #96	@ 0x60
 80018a6:	461a      	mov	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	4413      	add	r3, r2
 80018ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <LL_ADC_SetOffset+0x44>)
 80018b6:	4013      	ands	r3, r2
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	430a      	orrs	r2, r1
 80018c2:	4313      	orrs	r3, r2
 80018c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018cc:	bf00      	nop
 80018ce:	371c      	adds	r7, #28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	03fff000 	.word	0x03fff000

080018dc <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3360      	adds	r3, #96	@ 0x60
 80018ea:	461a      	mov	r2, r3
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	3360      	adds	r3, #96	@ 0x60
 8001918:	461a      	mov	r2, r3
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	431a      	orrs	r2, r3
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001932:	bf00      	nop
 8001934:	371c      	adds	r7, #28
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800193e:	b480      	push	{r7}
 8001940:	b087      	sub	sp, #28
 8001942:	af00      	add	r7, sp, #0
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	3360      	adds	r3, #96	@ 0x60
 800194e:	461a      	mov	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	431a      	orrs	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001968:	bf00      	nop
 800196a:	371c      	adds	r7, #28
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001974:	b480      	push	{r7}
 8001976:	b087      	sub	sp, #28
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	3360      	adds	r3, #96	@ 0x60
 8001984:	461a      	mov	r2, r3
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4413      	add	r3, r2
 800198c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	431a      	orrs	r2, r3
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800199e:	bf00      	nop
 80019a0:	371c      	adds	r7, #28
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	615a      	str	r2, [r3, #20]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d101      	bne.n	80019e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b087      	sub	sp, #28
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	3330      	adds	r3, #48	@ 0x30
 8001a06:	461a      	mov	r2, r3
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	0a1b      	lsrs	r3, r3, #8
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	4413      	add	r3, r2
 8001a14:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	f003 031f 	and.w	r3, r3, #31
 8001a20:	211f      	movs	r1, #31
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	401a      	ands	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	0e9b      	lsrs	r3, r3, #26
 8001a2e:	f003 011f 	and.w	r1, r3, #31
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	f003 031f 	and.w	r3, r3, #31
 8001a38:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a42:	bf00      	nop
 8001a44:	371c      	adds	r7, #28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	b087      	sub	sp, #28
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	3314      	adds	r3, #20
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	0e5b      	lsrs	r3, r3, #25
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	4413      	add	r3, r2
 8001a6c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	0d1b      	lsrs	r3, r3, #20
 8001a76:	f003 031f 	and.w	r3, r3, #31
 8001a7a:	2107      	movs	r1, #7
 8001a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	401a      	ands	r2, r3
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	0d1b      	lsrs	r3, r3, #20
 8001a88:	f003 031f 	and.w	r3, r3, #31
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a92:	431a      	orrs	r2, r3
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a98:	bf00      	nop
 8001a9a:	371c      	adds	r7, #28
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001abc:	43db      	mvns	r3, r3
 8001abe:	401a      	ands	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f003 0318 	and.w	r3, r3, #24
 8001ac6:	4908      	ldr	r1, [pc, #32]	@ (8001ae8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ac8:	40d9      	lsrs	r1, r3
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	400b      	ands	r3, r1
 8001ace:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ada:	bf00      	nop
 8001adc:	3714      	adds	r7, #20
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	000fffff 	.word	0x000fffff

08001aec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 031f 	and.w	r3, r3, #31
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6093      	str	r3, [r2, #8]
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b5c:	d101      	bne.n	8001b62 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e000      	b.n	8001b64 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b84:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001bac:	d101      	bne.n	8001bb2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bd4:	f043 0201 	orr.w	r2, r3, #1
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bf8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bfc:	f043 0202 	orr.w	r2, r3, #2
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <LL_ADC_IsEnabled+0x18>
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <LL_ADC_IsEnabled+0x1a>
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d101      	bne.n	8001c4e <LL_ADC_IsDisableOngoing+0x18>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e000      	b.n	8001c50 <LL_ADC_IsDisableOngoing+0x1a>
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c70:	f043 0204 	orr.w	r2, r3, #4
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c98:	f043 0210 	orr.w	r2, r3, #16
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d101      	bne.n	8001cc4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ce2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ce6:	f043 0220 	orr.w	r2, r3, #32
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b08      	cmp	r3, #8
 8001d0c:	d101      	bne.n	8001d12 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e000      	b.n	8001d14 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b089      	sub	sp, #36	@ 0x24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e136      	b.n	8001fa8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d109      	bne.n	8001d5c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7ff f8e3 	bl	8000f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fef1 	bl	8001b48 <LL_ADC_IsDeepPowerDownEnabled>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d004      	beq.n	8001d76 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fed7 	bl	8001b24 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff ff0c 	bl	8001b98 <LL_ADC_IsInternalRegulatorEnabled>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d115      	bne.n	8001db2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff fef0 	bl	8001b70 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d90:	4b87      	ldr	r3, [pc, #540]	@ (8001fb0 <HAL_ADC_Init+0x290>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	099b      	lsrs	r3, r3, #6
 8001d96:	4a87      	ldr	r2, [pc, #540]	@ (8001fb4 <HAL_ADC_Init+0x294>)
 8001d98:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9c:	099b      	lsrs	r3, r3, #6
 8001d9e:	3301      	adds	r3, #1
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001da4:	e002      	b.n	8001dac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	3b01      	subs	r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f9      	bne.n	8001da6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff feee 	bl	8001b98 <LL_ADC_IsInternalRegulatorEnabled>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10d      	bne.n	8001dde <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc6:	f043 0210 	orr.w	r2, r3, #16
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd2:	f043 0201 	orr.w	r2, r3, #1
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff ff62 	bl	8001cac <LL_ADC_REG_IsConversionOngoing>
 8001de8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dee:	f003 0310 	and.w	r3, r3, #16
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f040 80cf 	bne.w	8001f96 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f040 80cb 	bne.w	8001f96 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e04:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001e08:	f043 0202 	orr.w	r2, r3, #2
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fefb 	bl	8001c10 <LL_ADC_IsEnabled>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d110      	bne.n	8001e42 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e20:	4865      	ldr	r0, [pc, #404]	@ (8001fb8 <HAL_ADC_Init+0x298>)
 8001e22:	f7ff fef5 	bl	8001c10 <LL_ADC_IsEnabled>
 8001e26:	4604      	mov	r4, r0
 8001e28:	4864      	ldr	r0, [pc, #400]	@ (8001fbc <HAL_ADC_Init+0x29c>)
 8001e2a:	f7ff fef1 	bl	8001c10 <LL_ADC_IsEnabled>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4323      	orrs	r3, r4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d105      	bne.n	8001e42 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4860      	ldr	r0, [pc, #384]	@ (8001fc0 <HAL_ADC_Init+0x2a0>)
 8001e3e:	f7ff fccf 	bl	80017e0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	7e5b      	ldrb	r3, [r3, #25]
 8001e46:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e4c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001e52:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001e58:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e60:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d106      	bne.n	8001e7e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e74:	3b01      	subs	r3, #1
 8001e76:	045b      	lsls	r3, r3, #17
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d009      	beq.n	8001e9a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e92:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68da      	ldr	r2, [r3, #12]
 8001ea0:	4b48      	ldr	r3, [pc, #288]	@ (8001fc4 <HAL_ADC_Init+0x2a4>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	69b9      	ldr	r1, [r7, #24]
 8001eaa:	430b      	orrs	r3, r1
 8001eac:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff16 	bl	8001cfa <LL_ADC_INJ_IsConversionOngoing>
 8001ece:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d13d      	bne.n	8001f52 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d13a      	bne.n	8001f52 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7e1b      	ldrb	r3, [r3, #24]
 8001ee0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001ee8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8001eea:	4313      	orrs	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001ef8:	f023 0302 	bic.w	r3, r3, #2
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	6812      	ldr	r2, [r2, #0]
 8001f00:	69b9      	ldr	r1, [r7, #24]
 8001f02:	430b      	orrs	r3, r1
 8001f04:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d118      	bne.n	8001f42 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001f1a:	f023 0304 	bic.w	r3, r3, #4
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001f26:	4311      	orrs	r1, r2
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f2c:	4311      	orrs	r1, r2
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001f32:	430a      	orrs	r2, r1
 8001f34:	431a      	orrs	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f042 0201 	orr.w	r2, r2, #1
 8001f3e:	611a      	str	r2, [r3, #16]
 8001f40:	e007      	b.n	8001f52 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0201 	bic.w	r2, r2, #1
 8001f50:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d10c      	bne.n	8001f74 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f60:	f023 010f 	bic.w	r1, r3, #15
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	1e5a      	subs	r2, r3, #1
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f72:	e007      	b.n	8001f84 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 020f 	bic.w	r2, r2, #15
 8001f82:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f88:	f023 0303 	bic.w	r3, r3, #3
 8001f8c:	f043 0201 	orr.w	r2, r3, #1
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f94:	e007      	b.n	8001fa6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9a:	f043 0210 	orr.w	r2, r3, #16
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001fa6:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3724      	adds	r7, #36	@ 0x24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd90      	pop	{r4, r7, pc}
 8001fb0:	20000000 	.word	0x20000000
 8001fb4:	053e2d63 	.word	0x053e2d63
 8001fb8:	42028000 	.word	0x42028000
 8001fbc:	42028100 	.word	0x42028100
 8001fc0:	42028300 	.word	0x42028300
 8001fc4:	fff04007 	.word	0xfff04007

08001fc8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fd0:	4857      	ldr	r0, [pc, #348]	@ (8002130 <HAL_ADC_Start+0x168>)
 8001fd2:	f7ff fd8b 	bl	8001aec <LL_ADC_GetMultimode>
 8001fd6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fe65 	bl	8001cac <LL_ADC_REG_IsConversionOngoing>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f040 809c 	bne.w	8002122 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d101      	bne.n	8001ff8 <HAL_ADC_Start+0x30>
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	e097      	b.n	8002128 <HAL_ADC_Start+0x160>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 fe81 	bl	8002d08 <ADC_Enable>
 8002006:	4603      	mov	r3, r0
 8002008:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800200a:	7dfb      	ldrb	r3, [r7, #23]
 800200c:	2b00      	cmp	r3, #0
 800200e:	f040 8083 	bne.w	8002118 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002016:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800201a:	f023 0301 	bic.w	r3, r3, #1
 800201e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a42      	ldr	r2, [pc, #264]	@ (8002134 <HAL_ADC_Start+0x16c>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d002      	beq.n	8002036 <HAL_ADC_Start+0x6e>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	e000      	b.n	8002038 <HAL_ADC_Start+0x70>
 8002036:	4b40      	ldr	r3, [pc, #256]	@ (8002138 <HAL_ADC_Start+0x170>)
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6812      	ldr	r2, [r2, #0]
 800203c:	4293      	cmp	r3, r2
 800203e:	d002      	beq.n	8002046 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d105      	bne.n	8002052 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800205a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800205e:	d106      	bne.n	800206e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002064:	f023 0206 	bic.w	r2, r3, #6
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800206c:	e002      	b.n	8002074 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	221c      	movs	r2, #28
 800207a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a2a      	ldr	r2, [pc, #168]	@ (8002134 <HAL_ADC_Start+0x16c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d002      	beq.n	8002094 <HAL_ADC_Start+0xcc>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	e000      	b.n	8002096 <HAL_ADC_Start+0xce>
 8002094:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <HAL_ADC_Start+0x170>)
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	4293      	cmp	r3, r2
 800209c:	d008      	beq.n	80020b0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d005      	beq.n	80020b0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	d002      	beq.n	80020b0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	2b09      	cmp	r3, #9
 80020ae:	d114      	bne.n	80020da <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d007      	beq.n	80020ce <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fdc2 	bl	8001c5c <LL_ADC_REG_StartConversion>
 80020d8:	e025      	b.n	8002126 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020de:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a12      	ldr	r2, [pc, #72]	@ (8002134 <HAL_ADC_Start+0x16c>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d002      	beq.n	80020f6 <HAL_ADC_Start+0x12e>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	e000      	b.n	80020f8 <HAL_ADC_Start+0x130>
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <HAL_ADC_Start+0x170>)
 80020f8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00f      	beq.n	8002126 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800210e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	659a      	str	r2, [r3, #88]	@ 0x58
 8002116:	e006      	b.n	8002126 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002120:	e001      	b.n	8002126 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002122:	2302      	movs	r3, #2
 8002124:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002126:	7dfb      	ldrb	r3, [r7, #23]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	42028300 	.word	0x42028300
 8002134:	42028100 	.word	0x42028100
 8002138:	42028000 	.word	0x42028000

0800213c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800214a:	2b01      	cmp	r3, #1
 800214c:	d101      	bne.n	8002152 <HAL_ADC_Stop+0x16>
 800214e:	2302      	movs	r3, #2
 8002150:	e023      	b.n	800219a <HAL_ADC_Stop+0x5e>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800215a:	2103      	movs	r1, #3
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 fd17 	bl	8002b90 <ADC_ConversionStop>
 8002162:	4603      	mov	r3, r0
 8002164:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002166:	7bfb      	ldrb	r3, [r7, #15]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d111      	bne.n	8002190 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 fe4d 	bl	8002e0c <ADC_Disable>
 8002172:	4603      	mov	r3, r0
 8002174:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002176:	7bfb      	ldrb	r3, [r7, #15]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d109      	bne.n	8002190 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002180:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002198:	7bfb      	ldrb	r3, [r7, #15]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
	...

080021a4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b088      	sub	sp, #32
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021ae:	4866      	ldr	r0, [pc, #408]	@ (8002348 <HAL_ADC_PollForConversion+0x1a4>)
 80021b0:	f7ff fc9c 	bl	8001aec <LL_ADC_GetMultimode>
 80021b4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d102      	bne.n	80021c4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80021be:	2308      	movs	r3, #8
 80021c0:	61fb      	str	r3, [r7, #28]
 80021c2:	e02a      	b.n	800221a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d005      	beq.n	80021d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d002      	beq.n	80021d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2b09      	cmp	r3, #9
 80021d4:	d111      	bne.n	80021fa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d007      	beq.n	80021f4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e8:	f043 0220 	orr.w	r2, r3, #32
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e0a4      	b.n	800233e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80021f4:	2304      	movs	r3, #4
 80021f6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80021f8:	e00f      	b.n	800221a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80021fa:	4853      	ldr	r0, [pc, #332]	@ (8002348 <HAL_ADC_PollForConversion+0x1a4>)
 80021fc:	f7ff fc84 	bl	8001b08 <LL_ADC_GetMultiDMATransfer>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220a:	f043 0220 	orr.w	r2, r3, #32
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e093      	b.n	800233e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002216:	2304      	movs	r3, #4
 8002218:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800221a:	f7ff fab1 	bl	8001780 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002220:	e021      	b.n	8002266 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002228:	d01d      	beq.n	8002266 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800222a:	f7ff faa9 	bl	8001780 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	683a      	ldr	r2, [r7, #0]
 8002236:	429a      	cmp	r2, r3
 8002238:	d302      	bcc.n	8002240 <HAL_ADC_PollForConversion+0x9c>
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d112      	bne.n	8002266 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	4013      	ands	r3, r2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10b      	bne.n	8002266 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	f043 0204 	orr.w	r2, r3, #4
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e06b      	b.n	800233e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0d6      	beq.n	8002222 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002278:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fba3 	bl	80019d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d01c      	beq.n	80022ca <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	7e5b      	ldrb	r3, [r3, #25]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d118      	bne.n	80022ca <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d111      	bne.n	80022ca <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d105      	bne.n	80022ca <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c2:	f043 0201 	orr.w	r2, r3, #1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a1f      	ldr	r2, [pc, #124]	@ (800234c <HAL_ADC_PollForConversion+0x1a8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d002      	beq.n	80022da <HAL_ADC_PollForConversion+0x136>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	e000      	b.n	80022dc <HAL_ADC_PollForConversion+0x138>
 80022da:	4b1d      	ldr	r3, [pc, #116]	@ (8002350 <HAL_ADC_PollForConversion+0x1ac>)
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d008      	beq.n	80022f6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d005      	beq.n	80022f6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	2b05      	cmp	r3, #5
 80022ee:	d002      	beq.n	80022f6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	2b09      	cmp	r3, #9
 80022f4:	d104      	bne.n	8002300 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	61bb      	str	r3, [r7, #24]
 80022fe:	e00c      	b.n	800231a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a11      	ldr	r2, [pc, #68]	@ (800234c <HAL_ADC_PollForConversion+0x1a8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d002      	beq.n	8002310 <HAL_ADC_PollForConversion+0x16c>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	e000      	b.n	8002312 <HAL_ADC_PollForConversion+0x16e>
 8002310:	4b0f      	ldr	r3, [pc, #60]	@ (8002350 <HAL_ADC_PollForConversion+0x1ac>)
 8002312:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	2b08      	cmp	r3, #8
 800231e:	d104      	bne.n	800232a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2208      	movs	r2, #8
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	e008      	b.n	800233c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	220c      	movs	r2, #12
 800233a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3720      	adds	r7, #32
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	42028300 	.word	0x42028300
 800234c:	42028100 	.word	0x42028100
 8002350:	42028000 	.word	0x42028000

08002354 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b0b6      	sub	sp, #216	@ 0xd8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x22>
 800238e:	2302      	movs	r3, #2
 8002390:	e3e6      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x7f0>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff fc84 	bl	8001cac <LL_ADC_REG_IsConversionOngoing>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f040 83cb 	bne.w	8002b42 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d009      	beq.n	80023c8 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4ab0      	ldr	r2, [pc, #704]	@ (800267c <HAL_ADC_ConfigChannel+0x30c>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d109      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x62>
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	4aaf      	ldr	r2, [pc, #700]	@ (8002680 <HAL_ADC_ConfigChannel+0x310>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d104      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff fa4d 	bl	800186c <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	6859      	ldr	r1, [r3, #4]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	f7ff fb09 	bl	80019f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fc5f 	bl	8001cac <LL_ADC_REG_IsConversionOngoing>
 80023ee:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fc7f 	bl	8001cfa <LL_ADC_INJ_IsConversionOngoing>
 80023fc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002400:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002404:	2b00      	cmp	r3, #0
 8002406:	f040 81dd 	bne.w	80027c4 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800240a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800240e:	2b00      	cmp	r3, #0
 8002410:	f040 81d8 	bne.w	80027c4 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800241c:	d10f      	bne.n	800243e <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6818      	ldr	r0, [r3, #0]
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2200      	movs	r2, #0
 8002428:	4619      	mov	r1, r3
 800242a:	f7ff fb10 	bl	8001a4e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff fab7 	bl	80019aa <LL_ADC_SetSamplingTimeCommonConfig>
 800243c:	e00e      	b.n	800245c <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6818      	ldr	r0, [r3, #0]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	6819      	ldr	r1, [r3, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	461a      	mov	r2, r3
 800244c:	f7ff faff 	bl	8001a4e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2100      	movs	r1, #0
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff faa7 	bl	80019aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	08db      	lsrs	r3, r3, #3
 8002468:	f003 0303 	and.w	r3, r3, #3
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b04      	cmp	r3, #4
 800247c:	d022      	beq.n	80024c4 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6919      	ldr	r1, [r3, #16]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800248e:	f7ff fa01 	bl	8001894 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6818      	ldr	r0, [r3, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	6919      	ldr	r1, [r3, #16]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	461a      	mov	r2, r3
 80024a0:	f7ff fa4d 	bl	800193e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6818      	ldr	r0, [r3, #0]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d102      	bne.n	80024ba <HAL_ADC_ConfigChannel+0x14a>
 80024b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024b8:	e000      	b.n	80024bc <HAL_ADC_ConfigChannel+0x14c>
 80024ba:	2300      	movs	r3, #0
 80024bc:	461a      	mov	r2, r3
 80024be:	f7ff fa59 	bl	8001974 <LL_ADC_SetOffsetSaturation>
 80024c2:	e17f      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff fa06 	bl	80018dc <LL_ADC_GetOffsetChannel>
 80024d0:	4603      	mov	r3, r0
 80024d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10a      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x180>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2100      	movs	r1, #0
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff f9fb 	bl	80018dc <LL_ADC_GetOffsetChannel>
 80024e6:	4603      	mov	r3, r0
 80024e8:	0e9b      	lsrs	r3, r3, #26
 80024ea:	f003 021f 	and.w	r2, r3, #31
 80024ee:	e01e      	b.n	800252e <HAL_ADC_ConfigChannel+0x1be>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff f9f0 	bl	80018dc <LL_ADC_GetOffsetChannel>
 80024fc:	4603      	mov	r3, r0
 80024fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800250e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002512:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8002516:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 800251e:	2320      	movs	r3, #32
 8002520:	e004      	b.n	800252c <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8002522:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002526:	fab3 f383 	clz	r3, r3
 800252a:	b2db      	uxtb	r3, r3
 800252c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002536:	2b00      	cmp	r3, #0
 8002538:	d105      	bne.n	8002546 <HAL_ADC_ConfigChannel+0x1d6>
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	0e9b      	lsrs	r3, r3, #26
 8002540:	f003 031f 	and.w	r3, r3, #31
 8002544:	e018      	b.n	8002578 <HAL_ADC_ConfigChannel+0x208>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002552:	fa93 f3a3 	rbit	r3, r3
 8002556:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800255a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800255e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002562:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800256a:	2320      	movs	r3, #32
 800256c:	e004      	b.n	8002578 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 800256e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002572:	fab3 f383 	clz	r3, r3
 8002576:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002578:	429a      	cmp	r2, r3
 800257a:	d106      	bne.n	800258a <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2200      	movs	r2, #0
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff f9bf 	bl	8001908 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2101      	movs	r1, #1
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff f9a3 	bl	80018dc <LL_ADC_GetOffsetChannel>
 8002596:	4603      	mov	r3, r0
 8002598:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10a      	bne.n	80025b6 <HAL_ADC_ConfigChannel+0x246>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2101      	movs	r1, #1
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff f998 	bl	80018dc <LL_ADC_GetOffsetChannel>
 80025ac:	4603      	mov	r3, r0
 80025ae:	0e9b      	lsrs	r3, r3, #26
 80025b0:	f003 021f 	and.w	r2, r3, #31
 80025b4:	e01e      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x284>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2101      	movs	r1, #1
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff f98d 	bl	80018dc <LL_ADC_GetOffsetChannel>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025cc:	fa93 f3a3 	rbit	r3, r3
 80025d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80025d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80025dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 80025e4:	2320      	movs	r3, #32
 80025e6:	e004      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 80025e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d105      	bne.n	800260c <HAL_ADC_ConfigChannel+0x29c>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	0e9b      	lsrs	r3, r3, #26
 8002606:	f003 031f 	and.w	r3, r3, #31
 800260a:	e018      	b.n	800263e <HAL_ADC_ConfigChannel+0x2ce>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002614:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002618:	fa93 f3a3 	rbit	r3, r3
 800261c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002620:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002624:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002628:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002630:	2320      	movs	r3, #32
 8002632:	e004      	b.n	800263e <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002634:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002638:	fab3 f383 	clz	r3, r3
 800263c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800263e:	429a      	cmp	r2, r3
 8002640:	d106      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2200      	movs	r2, #0
 8002648:	2101      	movs	r1, #1
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff f95c 	bl	8001908 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2102      	movs	r1, #2
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff f940 	bl	80018dc <LL_ADC_GetOffsetChannel>
 800265c:	4603      	mov	r3, r0
 800265e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10e      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x314>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2102      	movs	r1, #2
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff f935 	bl	80018dc <LL_ADC_GetOffsetChannel>
 8002672:	4603      	mov	r3, r0
 8002674:	0e9b      	lsrs	r3, r3, #26
 8002676:	f003 021f 	and.w	r2, r3, #31
 800267a:	e022      	b.n	80026c2 <HAL_ADC_ConfigChannel+0x352>
 800267c:	04300002 	.word	0x04300002
 8002680:	407f0000 	.word	0x407f0000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2102      	movs	r1, #2
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff f926 	bl	80018dc <LL_ADC_GetOffsetChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002696:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800269a:	fa93 f3a3 	rbit	r3, r3
 800269e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80026a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80026aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 80026b2:	2320      	movs	r3, #32
 80026b4:	e004      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80026b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026ba:	fab3 f383 	clz	r3, r3
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d105      	bne.n	80026da <HAL_ADC_ConfigChannel+0x36a>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	0e9b      	lsrs	r3, r3, #26
 80026d4:	f003 031f 	and.w	r3, r3, #31
 80026d8:	e016      	b.n	8002708 <HAL_ADC_ConfigChannel+0x398>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026e6:	fa93 f3a3 	rbit	r3, r3
 80026ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80026ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80026f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 80026fa:	2320      	movs	r3, #32
 80026fc:	e004      	b.n	8002708 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 80026fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002702:	fab3 f383 	clz	r3, r3
 8002706:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002708:	429a      	cmp	r2, r3
 800270a:	d106      	bne.n	800271a <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2200      	movs	r2, #0
 8002712:	2102      	movs	r1, #2
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff f8f7 	bl	8001908 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2103      	movs	r1, #3
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff f8db 	bl	80018dc <LL_ADC_GetOffsetChannel>
 8002726:	4603      	mov	r3, r0
 8002728:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800272c:	2b00      	cmp	r3, #0
 800272e:	d10a      	bne.n	8002746 <HAL_ADC_ConfigChannel+0x3d6>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2103      	movs	r1, #3
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff f8d0 	bl	80018dc <LL_ADC_GetOffsetChannel>
 800273c:	4603      	mov	r3, r0
 800273e:	0e9b      	lsrs	r3, r3, #26
 8002740:	f003 021f 	and.w	r2, r3, #31
 8002744:	e017      	b.n	8002776 <HAL_ADC_ConfigChannel+0x406>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2103      	movs	r1, #3
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff f8c5 	bl	80018dc <LL_ADC_GetOffsetChannel>
 8002752:	4603      	mov	r3, r0
 8002754:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002756:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002758:	fa93 f3a3 	rbit	r3, r3
 800275c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800275e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002760:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002762:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002768:	2320      	movs	r3, #32
 800276a:	e003      	b.n	8002774 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800276c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800276e:	fab3 f383 	clz	r3, r3
 8002772:	b2db      	uxtb	r3, r3
 8002774:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800277e:	2b00      	cmp	r3, #0
 8002780:	d105      	bne.n	800278e <HAL_ADC_ConfigChannel+0x41e>
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	0e9b      	lsrs	r3, r3, #26
 8002788:	f003 031f 	and.w	r3, r3, #31
 800278c:	e011      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x442>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002794:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002796:	fa93 f3a3 	rbit	r3, r3
 800279a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800279c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800279e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80027a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 80027a6:	2320      	movs	r3, #32
 80027a8:	e003      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 80027aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027ac:	fab3 f383 	clz	r3, r3
 80027b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d106      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2200      	movs	r2, #0
 80027bc:	2103      	movs	r1, #3
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff f8a2 	bl	8001908 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fa21 	bl	8001c10 <LL_ADC_IsEnabled>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f040 813f 	bne.w	8002a54 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	6819      	ldr	r1, [r3, #0]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	461a      	mov	r2, r3
 80027e4:	f7ff f95e 	bl	8001aa4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	4a8e      	ldr	r2, [pc, #568]	@ (8002a28 <HAL_ADC_ConfigChannel+0x6b8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	f040 8130 	bne.w	8002a54 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10b      	bne.n	800281c <HAL_ADC_ConfigChannel+0x4ac>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	0e9b      	lsrs	r3, r3, #26
 800280a:	3301      	adds	r3, #1
 800280c:	f003 031f 	and.w	r3, r3, #31
 8002810:	2b09      	cmp	r3, #9
 8002812:	bf94      	ite	ls
 8002814:	2301      	movls	r3, #1
 8002816:	2300      	movhi	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	e019      	b.n	8002850 <HAL_ADC_ConfigChannel+0x4e0>
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002824:	fa93 f3a3 	rbit	r3, r3
 8002828:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800282a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800282c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800282e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002834:	2320      	movs	r3, #32
 8002836:	e003      	b.n	8002840 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002838:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800283a:	fab3 f383 	clz	r3, r3
 800283e:	b2db      	uxtb	r3, r3
 8002840:	3301      	adds	r3, #1
 8002842:	f003 031f 	and.w	r3, r3, #31
 8002846:	2b09      	cmp	r3, #9
 8002848:	bf94      	ite	ls
 800284a:	2301      	movls	r3, #1
 800284c:	2300      	movhi	r3, #0
 800284e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002850:	2b00      	cmp	r3, #0
 8002852:	d079      	beq.n	8002948 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800285c:	2b00      	cmp	r3, #0
 800285e:	d107      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x500>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	0e9b      	lsrs	r3, r3, #26
 8002866:	3301      	adds	r3, #1
 8002868:	069b      	lsls	r3, r3, #26
 800286a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800286e:	e015      	b.n	800289c <HAL_ADC_ConfigChannel+0x52c>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800287e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002880:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002888:	2320      	movs	r3, #32
 800288a:	e003      	b.n	8002894 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 800288c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800288e:	fab3 f383 	clz	r3, r3
 8002892:	b2db      	uxtb	r3, r3
 8002894:	3301      	adds	r3, #1
 8002896:	069b      	lsls	r3, r3, #26
 8002898:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d109      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x54c>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	0e9b      	lsrs	r3, r3, #26
 80028ae:	3301      	adds	r3, #1
 80028b0:	f003 031f 	and.w	r3, r3, #31
 80028b4:	2101      	movs	r1, #1
 80028b6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ba:	e017      	b.n	80028ec <HAL_ADC_ConfigChannel+0x57c>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028c4:	fa93 f3a3 	rbit	r3, r3
 80028c8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80028ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80028ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 80028d4:	2320      	movs	r3, #32
 80028d6:	e003      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 80028d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	3301      	adds	r3, #1
 80028e2:	f003 031f 	and.w	r3, r3, #31
 80028e6:	2101      	movs	r1, #1
 80028e8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ec:	ea42 0103 	orr.w	r1, r2, r3
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10a      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x5a2>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	0e9b      	lsrs	r3, r3, #26
 8002902:	3301      	adds	r3, #1
 8002904:	f003 021f 	and.w	r2, r3, #31
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	051b      	lsls	r3, r3, #20
 8002910:	e018      	b.n	8002944 <HAL_ADC_ConfigChannel+0x5d4>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 800292a:	2320      	movs	r3, #32
 800292c:	e003      	b.n	8002936 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 800292e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002930:	fab3 f383 	clz	r3, r3
 8002934:	b2db      	uxtb	r3, r3
 8002936:	3301      	adds	r3, #1
 8002938:	f003 021f 	and.w	r2, r3, #31
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002944:	430b      	orrs	r3, r1
 8002946:	e080      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002950:	2b00      	cmp	r3, #0
 8002952:	d107      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x5f4>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	0e9b      	lsrs	r3, r3, #26
 800295a:	3301      	adds	r3, #1
 800295c:	069b      	lsls	r3, r3, #26
 800295e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002962:	e015      	b.n	8002990 <HAL_ADC_ConfigChannel+0x620>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800296c:	fa93 f3a3 	rbit	r3, r3
 8002970:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002974:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 800297c:	2320      	movs	r3, #32
 800297e:	e003      	b.n	8002988 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8002980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
 8002988:	3301      	adds	r3, #1
 800298a:	069b      	lsls	r3, r3, #26
 800298c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002998:	2b00      	cmp	r3, #0
 800299a:	d109      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x640>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0e9b      	lsrs	r3, r3, #26
 80029a2:	3301      	adds	r3, #1
 80029a4:	f003 031f 	and.w	r3, r3, #31
 80029a8:	2101      	movs	r1, #1
 80029aa:	fa01 f303 	lsl.w	r3, r1, r3
 80029ae:	e017      	b.n	80029e0 <HAL_ADC_ConfigChannel+0x670>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b6:	6a3b      	ldr	r3, [r7, #32]
 80029b8:	fa93 f3a3 	rbit	r3, r3
 80029bc:	61fb      	str	r3, [r7, #28]
  return result;
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 80029c8:	2320      	movs	r3, #32
 80029ca:	e003      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	3301      	adds	r3, #1
 80029d6:	f003 031f 	and.w	r3, r3, #31
 80029da:	2101      	movs	r1, #1
 80029dc:	fa01 f303 	lsl.w	r3, r1, r3
 80029e0:	ea42 0103 	orr.w	r1, r2, r3
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10d      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x69c>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0e9b      	lsrs	r3, r3, #26
 80029f6:	3301      	adds	r3, #1
 80029f8:	f003 021f 	and.w	r2, r3, #31
 80029fc:	4613      	mov	r3, r2
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	3b1e      	subs	r3, #30
 8002a04:	051b      	lsls	r3, r3, #20
 8002a06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a0a:	e01d      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x6d8>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	fa93 f3a3 	rbit	r3, r3
 8002a18:	613b      	str	r3, [r7, #16]
  return result;
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d103      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002a24:	2320      	movs	r3, #32
 8002a26:	e005      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x6c4>
 8002a28:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	fab3 f383 	clz	r3, r3
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	3301      	adds	r3, #1
 8002a36:	f003 021f 	and.w	r2, r3, #31
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	4413      	add	r3, r2
 8002a40:	3b1e      	subs	r3, #30
 8002a42:	051b      	lsls	r3, r3, #20
 8002a44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a48:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a4e:	4619      	mov	r1, r3
 8002a50:	f7fe fffd 	bl	8001a4e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b43      	ldr	r3, [pc, #268]	@ (8002b68 <HAL_ADC_ConfigChannel+0x7f8>)
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d079      	beq.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a60:	4842      	ldr	r0, [pc, #264]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7fc>)
 8002a62:	f7fe fee3 	bl	800182c <LL_ADC_GetCommonPathInternalCh>
 8002a66:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a40      	ldr	r2, [pc, #256]	@ (8002b70 <HAL_ADC_ConfigChannel+0x800>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d124      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d11e      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a3b      	ldr	r2, [pc, #236]	@ (8002b74 <HAL_ADC_ConfigChannel+0x804>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d164      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a92:	4619      	mov	r1, r3
 8002a94:	4835      	ldr	r0, [pc, #212]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7fc>)
 8002a96:	f7fe feb6 	bl	8001806 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a9a:	4b37      	ldr	r3, [pc, #220]	@ (8002b78 <HAL_ADC_ConfigChannel+0x808>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	4a36      	ldr	r2, [pc, #216]	@ (8002b7c <HAL_ADC_ConfigChannel+0x80c>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	099b      	lsrs	r3, r3, #6
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002aae:	e002      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f9      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002abc:	e04a      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a2f      	ldr	r2, [pc, #188]	@ (8002b80 <HAL_ADC_ConfigChannel+0x810>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d113      	bne.n	8002af0 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ac8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002acc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10d      	bne.n	8002af0 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b84 <HAL_ADC_ConfigChannel+0x814>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d13a      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ade:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ae2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4820      	ldr	r0, [pc, #128]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7fc>)
 8002aea:	f7fe fe8c 	bl	8001806 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aee:	e031      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a24      	ldr	r2, [pc, #144]	@ (8002b88 <HAL_ADC_ConfigChannel+0x818>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d113      	bne.n	8002b22 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002afa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10d      	bne.n	8002b22 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8002b74 <HAL_ADC_ConfigChannel+0x804>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d121      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4814      	ldr	r0, [pc, #80]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7fc>)
 8002b1c:	f7fe fe73 	bl	8001806 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b20:	e018      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_ADC_ConfigChannel+0x81c>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d113      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a10      	ldr	r2, [pc, #64]	@ (8002b74 <HAL_ADC_ConfigChannel+0x804>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00e      	beq.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fe84 	bl	8001848 <LL_ADC_EnableChannelVDDcore>
 8002b40:	e008      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b46:	f043 0220 	orr.w	r2, r3, #32
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002b5c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	37d8      	adds	r7, #216	@ 0xd8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	80080000 	.word	0x80080000
 8002b6c:	42028300 	.word	0x42028300
 8002b70:	c3210000 	.word	0xc3210000
 8002b74:	42028000 	.word	0x42028000
 8002b78:	20000000 	.word	0x20000000
 8002b7c:	053e2d63 	.word	0x053e2d63
 8002b80:	43290000 	.word	0x43290000
 8002b84:	42028100 	.word	0x42028100
 8002b88:	c7520000 	.word	0xc7520000
 8002b8c:	475a0000 	.word	0x475a0000

08002b90 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b088      	sub	sp, #32
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff f880 	bl	8001cac <LL_ADC_REG_IsConversionOngoing>
 8002bac:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff f8a1 	bl	8001cfa <LL_ADC_INJ_IsConversionOngoing>
 8002bb8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d103      	bne.n	8002bc8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 8098 	beq.w	8002cf8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d02a      	beq.n	8002c2c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	7e5b      	ldrb	r3, [r3, #25]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d126      	bne.n	8002c2c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	7e1b      	ldrb	r3, [r3, #24]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d122      	bne.n	8002c2c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002be6:	2301      	movs	r3, #1
 8002be8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002bea:	e014      	b.n	8002c16 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	4a45      	ldr	r2, [pc, #276]	@ (8002d04 <ADC_ConversionStop+0x174>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d90d      	bls.n	8002c10 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf8:	f043 0210 	orr.w	r2, r3, #16
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c04:	f043 0201 	orr.w	r2, r3, #1
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e074      	b.n	8002cfa <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	3301      	adds	r3, #1
 8002c14:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c20:	2b40      	cmp	r3, #64	@ 0x40
 8002c22:	d1e3      	bne.n	8002bec <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2240      	movs	r2, #64	@ 0x40
 8002c2a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d014      	beq.n	8002c5c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff f838 	bl	8001cac <LL_ADC_REG_IsConversionOngoing>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00c      	beq.n	8002c5c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe fff5 	bl	8001c36 <LL_ADC_IsDisableOngoing>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d104      	bne.n	8002c5c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff f814 	bl	8001c84 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d014      	beq.n	8002c8c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff f847 	bl	8001cfa <LL_ADC_INJ_IsConversionOngoing>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00c      	beq.n	8002c8c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe ffdd 	bl	8001c36 <LL_ADC_IsDisableOngoing>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d104      	bne.n	8002c8c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff f823 	bl	8001cd2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d005      	beq.n	8002c9e <ADC_ConversionStop+0x10e>
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	2b03      	cmp	r3, #3
 8002c96:	d105      	bne.n	8002ca4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002c98:	230c      	movs	r3, #12
 8002c9a:	617b      	str	r3, [r7, #20]
        break;
 8002c9c:	e005      	b.n	8002caa <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002c9e:	2308      	movs	r3, #8
 8002ca0:	617b      	str	r3, [r7, #20]
        break;
 8002ca2:	e002      	b.n	8002caa <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	617b      	str	r3, [r7, #20]
        break;
 8002ca8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002caa:	f7fe fd69 	bl	8001780 <HAL_GetTick>
 8002cae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002cb0:	e01b      	b.n	8002cea <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002cb2:	f7fe fd65 	bl	8001780 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b05      	cmp	r3, #5
 8002cbe:	d914      	bls.n	8002cea <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00d      	beq.n	8002cea <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd2:	f043 0210 	orr.w	r2, r3, #16
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cde:	f043 0201 	orr.w	r2, r3, #1
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e007      	b.n	8002cfa <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1dc      	bne.n	8002cb2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3720      	adds	r7, #32
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	a33fffff 	.word	0xa33fffff

08002d08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe ff79 	bl	8001c10 <LL_ADC_IsEnabled>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d166      	bne.n	8002df2 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	4b34      	ldr	r3, [pc, #208]	@ (8002dfc <ADC_Enable+0xf4>)
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00d      	beq.n	8002d4e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d36:	f043 0210 	orr.w	r2, r3, #16
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d42:	f043 0201 	orr.w	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e052      	b.n	8002df4 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe ff34 	bl	8001bc0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d58:	4829      	ldr	r0, [pc, #164]	@ (8002e00 <ADC_Enable+0xf8>)
 8002d5a:	f7fe fd67 	bl	800182c <LL_ADC_GetCommonPathInternalCh>
 8002d5e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d010      	beq.n	8002d8a <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d68:	4b26      	ldr	r3, [pc, #152]	@ (8002e04 <ADC_Enable+0xfc>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	099b      	lsrs	r3, r3, #6
 8002d6e:	4a26      	ldr	r2, [pc, #152]	@ (8002e08 <ADC_Enable+0x100>)
 8002d70:	fba2 2303 	umull	r2, r3, r2, r3
 8002d74:	099b      	lsrs	r3, r3, #6
 8002d76:	3301      	adds	r3, #1
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d7c:	e002      	b.n	8002d84 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	3b01      	subs	r3, #1
 8002d82:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1f9      	bne.n	8002d7e <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d8a:	f7fe fcf9 	bl	8001780 <HAL_GetTick>
 8002d8e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d90:	e028      	b.n	8002de4 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fe ff3a 	bl	8001c10 <LL_ADC_IsEnabled>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d104      	bne.n	8002dac <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fe ff0a 	bl	8001bc0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dac:	f7fe fce8 	bl	8001780 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d914      	bls.n	8002de4 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d00d      	beq.n	8002de4 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dcc:	f043 0210 	orr.w	r2, r3, #16
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd8:	f043 0201 	orr.w	r2, r3, #1
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e007      	b.n	8002df4 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d1cf      	bne.n	8002d92 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	8000003f 	.word	0x8000003f
 8002e00:	42028300 	.word	0x42028300
 8002e04:	20000000 	.word	0x20000000
 8002e08:	053e2d63 	.word	0x053e2d63

08002e0c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe ff0c 	bl	8001c36 <LL_ADC_IsDisableOngoing>
 8002e1e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7fe fef3 	bl	8001c10 <LL_ADC_IsEnabled>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d047      	beq.n	8002ec0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d144      	bne.n	8002ec0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 030d 	and.w	r3, r3, #13
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d10c      	bne.n	8002e5e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fecd 	bl	8001be8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2203      	movs	r2, #3
 8002e54:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e56:	f7fe fc93 	bl	8001780 <HAL_GetTick>
 8002e5a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e5c:	e029      	b.n	8002eb2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e62:	f043 0210 	orr.w	r2, r3, #16
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6e:	f043 0201 	orr.w	r2, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e023      	b.n	8002ec2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e7a:	f7fe fc81 	bl	8001780 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d914      	bls.n	8002eb2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00d      	beq.n	8002eb2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9a:	f043 0210 	orr.w	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e007      	b.n	8002ec2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1dc      	bne.n	8002e7a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efe:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	60d3      	str	r3, [r2, #12]
}
 8002f04:	bf00      	nop
 8002f06:	3714      	adds	r7, #20
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <__NVIC_GetPriorityGrouping+0x18>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	0a1b      	lsrs	r3, r3, #8
 8002f1e:	f003 0307 	and.w	r3, r3, #7
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	6039      	str	r1, [r7, #0]
 8002f3a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	db0a      	blt.n	8002f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	490c      	ldr	r1, [pc, #48]	@ (8002f7c <__NVIC_SetPriority+0x4c>)
 8002f4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f4e:	0112      	lsls	r2, r2, #4
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	440b      	add	r3, r1
 8002f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f58:	e00a      	b.n	8002f70 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	4908      	ldr	r1, [pc, #32]	@ (8002f80 <__NVIC_SetPriority+0x50>)
 8002f60:	88fb      	ldrh	r3, [r7, #6]
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	3b04      	subs	r3, #4
 8002f68:	0112      	lsls	r2, r2, #4
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	761a      	strb	r2, [r3, #24]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	e000e100 	.word	0xe000e100
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b089      	sub	sp, #36	@ 0x24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f1c3 0307 	rsb	r3, r3, #7
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	bf28      	it	cs
 8002fa2:	2304      	movcs	r3, #4
 8002fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3304      	adds	r3, #4
 8002faa:	2b06      	cmp	r3, #6
 8002fac:	d902      	bls.n	8002fb4 <NVIC_EncodePriority+0x30>
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	3b03      	subs	r3, #3
 8002fb2:	e000      	b.n	8002fb6 <NVIC_EncodePriority+0x32>
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	43da      	mvns	r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd6:	43d9      	mvns	r1, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fdc:	4313      	orrs	r3, r2
         );
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3724      	adds	r7, #36	@ 0x24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7ff ff6a 	bl	8002ecc <__NVIC_SetPriorityGrouping>
}
 8002ff8:	bf00      	nop
 8002ffa:	3708      	adds	r7, #8
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800300e:	f7ff ff81 	bl	8002f14 <__NVIC_GetPriorityGrouping>
 8003012:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	68b9      	ldr	r1, [r7, #8]
 8003018:	6978      	ldr	r0, [r7, #20]
 800301a:	f7ff ffb3 	bl	8002f84 <NVIC_EncodePriority>
 800301e:	4602      	mov	r2, r0
 8003020:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff ff82 	bl	8002f30 <__NVIC_SetPriority>
}
 800302c:	bf00      	nop
 800302e:	3718      	adds	r7, #24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3b01      	subs	r3, #1
 8003040:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003044:	d301      	bcc.n	800304a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003046:	2301      	movs	r3, #1
 8003048:	e00d      	b.n	8003066 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800304a:	4a0a      	ldr	r2, [pc, #40]	@ (8003074 <HAL_SYSTICK_Config+0x40>)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3b01      	subs	r3, #1
 8003050:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003052:	4b08      	ldr	r3, [pc, #32]	@ (8003074 <HAL_SYSTICK_Config+0x40>)
 8003054:	2200      	movs	r2, #0
 8003056:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003058:	4b06      	ldr	r3, [pc, #24]	@ (8003074 <HAL_SYSTICK_Config+0x40>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a05      	ldr	r2, [pc, #20]	@ (8003074 <HAL_SYSTICK_Config+0x40>)
 800305e:	f043 0303 	orr.w	r3, r3, #3
 8003062:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000e010 	.word	0xe000e010

08003078 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b04      	cmp	r3, #4
 8003084:	d844      	bhi.n	8003110 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003086:	a201      	add	r2, pc, #4	@ (adr r2, 800308c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308c:	080030af 	.word	0x080030af
 8003090:	080030cd 	.word	0x080030cd
 8003094:	080030ef 	.word	0x080030ef
 8003098:	08003111 	.word	0x08003111
 800309c:	080030a1 	.word	0x080030a1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030a6:	f043 0304 	orr.w	r3, r3, #4
 80030aa:	6013      	str	r3, [r2, #0]
      break;
 80030ac:	e031      	b.n	8003112 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030b4:	f023 0304 	bic.w	r3, r3, #4
 80030b8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80030ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030c0:	4a18      	ldr	r2, [pc, #96]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030c2:	f023 030c 	bic.w	r3, r3, #12
 80030c6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80030ca:	e022      	b.n	8003112 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030cc:	4b14      	ldr	r3, [pc, #80]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a13      	ldr	r2, [pc, #76]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030d2:	f023 0304 	bic.w	r3, r3, #4
 80030d6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80030d8:	4b12      	ldr	r3, [pc, #72]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030de:	f023 030c 	bic.w	r3, r3, #12
 80030e2:	4a10      	ldr	r2, [pc, #64]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80030ec:	e011      	b.n	8003112 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030f4:	f023 0304 	bic.w	r3, r3, #4
 80030f8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80030fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003100:	f023 030c 	bic.w	r3, r3, #12
 8003104:	4a07      	ldr	r2, [pc, #28]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003106:	f043 0308 	orr.w	r3, r3, #8
 800310a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800310e:	e000      	b.n	8003112 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003110:	bf00      	nop
  }
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	e000e010 	.word	0xe000e010
 8003124:	44020c00 	.word	0x44020c00

08003128 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800312e:	4b17      	ldr	r3, [pc, #92]	@ (800318c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0304 	and.w	r3, r3, #4
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800313a:	2304      	movs	r3, #4
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	e01e      	b.n	800317e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003140:	4b13      	ldr	r3, [pc, #76]	@ (8003190 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8003142:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	2b08      	cmp	r3, #8
 8003150:	d00f      	beq.n	8003172 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	2b08      	cmp	r3, #8
 8003156:	d80f      	bhi.n	8003178 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2b04      	cmp	r3, #4
 8003162:	d003      	beq.n	800316c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003164:	e008      	b.n	8003178 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003166:	2300      	movs	r3, #0
 8003168:	607b      	str	r3, [r7, #4]
        break;
 800316a:	e008      	b.n	800317e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800316c:	2301      	movs	r3, #1
 800316e:	607b      	str	r3, [r7, #4]
        break;
 8003170:	e005      	b.n	800317e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003172:	2302      	movs	r3, #2
 8003174:	607b      	str	r3, [r7, #4]
        break;
 8003176:	e002      	b.n	800317e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003178:	2300      	movs	r3, #0
 800317a:	607b      	str	r3, [r7, #4]
        break;
 800317c:	bf00      	nop
    }
  }
  return systick_source;
 800317e:	687b      	ldr	r3, [r7, #4]
}
 8003180:	4618      	mov	r0, r3
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	e000e010 	.word	0xe000e010
 8003190:	44020c00 	.word	0x44020c00

08003194 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80031a2:	e142      	b.n	800342a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	2101      	movs	r1, #1
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	fa01 f303 	lsl.w	r3, r1, r3
 80031b0:	4013      	ands	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 8134 	beq.w	8003424 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d003      	beq.n	80031cc <HAL_GPIO_Init+0x38>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b12      	cmp	r3, #18
 80031ca:	d125      	bne.n	8003218 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	08da      	lsrs	r2, r3, #3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3208      	adds	r2, #8
 80031d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031d8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	220f      	movs	r2, #15
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	4013      	ands	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	f003 020f 	and.w	r2, r3, #15
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	4313      	orrs	r3, r2
 8003208:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	08da      	lsrs	r2, r3, #3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	3208      	adds	r2, #8
 8003212:	6979      	ldr	r1, [r7, #20]
 8003214:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	2203      	movs	r2, #3
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	43db      	mvns	r3, r3
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4013      	ands	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 0203 	and.w	r2, r3, #3
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	4313      	orrs	r3, r2
 8003244:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d00b      	beq.n	800326c <HAL_GPIO_Init+0xd8>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b02      	cmp	r3, #2
 800325a:	d007      	beq.n	800326c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003260:	2b11      	cmp	r3, #17
 8003262:	d003      	beq.n	800326c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b12      	cmp	r3, #18
 800326a:	d130      	bne.n	80032ce <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	2203      	movs	r2, #3
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4013      	ands	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	4313      	orrs	r3, r2
 8003294:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032a2:	2201      	movs	r2, #1
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	4013      	ands	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	091b      	lsrs	r3, r3, #4
 80032b8:	f003 0201 	and.w	r2, r3, #1
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	d109      	bne.n	80032ee <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d11b      	bne.n	800331e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d017      	beq.n	800331e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	2203      	movs	r2, #3
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	4013      	ands	r3, r2
 8003304:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4313      	orrs	r3, r2
 8003316:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d07c      	beq.n	8003424 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800332a:	4a47      	ldr	r2, [pc, #284]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	3318      	adds	r3, #24
 8003332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003336:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	220f      	movs	r2, #15
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	4013      	ands	r3, r2
 800334c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	0a9a      	lsrs	r2, r3, #10
 8003352:	4b3e      	ldr	r3, [pc, #248]	@ (800344c <HAL_GPIO_Init+0x2b8>)
 8003354:	4013      	ands	r3, r2
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	f002 0203 	and.w	r2, r2, #3
 800335c:	00d2      	lsls	r2, r2, #3
 800335e:	4093      	lsls	r3, r2
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003366:	4938      	ldr	r1, [pc, #224]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	089b      	lsrs	r3, r3, #2
 800336c:	3318      	adds	r3, #24
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003374:	4b34      	ldr	r3, [pc, #208]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	43db      	mvns	r3, r3
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4013      	ands	r3, r2
 8003382:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4313      	orrs	r3, r2
 8003396:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003398:	4a2b      	ldr	r2, [pc, #172]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800339e:	4b2a      	ldr	r3, [pc, #168]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	43db      	mvns	r3, r3
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	4013      	ands	r3, r2
 80033ac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4313      	orrs	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80033c2:	4a21      	ldr	r2, [pc, #132]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80033c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 80033ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033ce:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	43db      	mvns	r3, r3
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	4013      	ands	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80033ee:	4a16      	ldr	r2, [pc, #88]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80033f6:	4b14      	ldr	r3, [pc, #80]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 80033f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	43db      	mvns	r3, r3
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	4013      	ands	r3, r2
 8003406:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4313      	orrs	r3, r2
 800341a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800341c:	4a0a      	ldr	r2, [pc, #40]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	3301      	adds	r3, #1
 8003428:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	fa22 f303 	lsr.w	r3, r2, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	f47f aeb5 	bne.w	80031a4 <HAL_GPIO_Init+0x10>
  }
}
 800343a:	bf00      	nop
 800343c:	bf00      	nop
 800343e:	371c      	adds	r7, #28
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	44022000 	.word	0x44022000
 800344c:	002f7f7f 	.word	0x002f7f7f

08003450 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003454:	4b05      	ldr	r3, [pc, #20]	@ (800346c <HAL_ICACHE_Enable+0x1c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a04      	ldr	r2, [pc, #16]	@ (800346c <HAL_ICACHE_Enable+0x1c>)
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	40030400 	.word	0x40030400

08003470 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d102      	bne.n	8003484 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	f000 bc28 	b.w	8003cd4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003484:	4b94      	ldr	r3, [pc, #592]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	f003 0318 	and.w	r3, r3, #24
 800348c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800348e:	4b92      	ldr	r3, [pc, #584]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003492:	f003 0303 	and.w	r3, r3, #3
 8003496:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0310 	and.w	r3, r3, #16
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d05b      	beq.n	800355c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d005      	beq.n	80034b6 <HAL_RCC_OscConfig+0x46>
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	2b18      	cmp	r3, #24
 80034ae:	d114      	bne.n	80034da <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d111      	bne.n	80034da <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d102      	bne.n	80034c4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	f000 bc08 	b.w	8003cd4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80034c4:	4b84      	ldr	r3, [pc, #528]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	041b      	lsls	r3, r3, #16
 80034d2:	4981      	ldr	r1, [pc, #516]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80034d8:	e040      	b.n	800355c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d023      	beq.n	800352a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80034e2:	4b7d      	ldr	r3, [pc, #500]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a7c      	ldr	r2, [pc, #496]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80034e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ee:	f7fe f947 	bl	8001780 <HAL_GetTick>
 80034f2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80034f4:	e008      	b.n	8003508 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80034f6:	f7fe f943 	bl	8001780 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d901      	bls.n	8003508 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e3e5      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003508:	4b73      	ldr	r3, [pc, #460]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0f0      	beq.n	80034f6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003514:	4b70      	ldr	r3, [pc, #448]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	041b      	lsls	r3, r3, #16
 8003522:	496d      	ldr	r1, [pc, #436]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003524:	4313      	orrs	r3, r2
 8003526:	618b      	str	r3, [r1, #24]
 8003528:	e018      	b.n	800355c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800352a:	4b6b      	ldr	r3, [pc, #428]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a6a      	ldr	r2, [pc, #424]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003536:	f7fe f923 	bl	8001780 <HAL_GetTick>
 800353a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800353c:	e008      	b.n	8003550 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800353e:	f7fe f91f 	bl	8001780 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e3c1      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003550:	4b61      	ldr	r3, [pc, #388]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1f0      	bne.n	800353e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 80a0 	beq.w	80036aa <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	2b10      	cmp	r3, #16
 800356e:	d005      	beq.n	800357c <HAL_RCC_OscConfig+0x10c>
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	2b18      	cmp	r3, #24
 8003574:	d109      	bne.n	800358a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d106      	bne.n	800358a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	f040 8092 	bne.w	80036aa <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e3a4      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003592:	d106      	bne.n	80035a2 <HAL_RCC_OscConfig+0x132>
 8003594:	4b50      	ldr	r3, [pc, #320]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a4f      	ldr	r2, [pc, #316]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800359a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800359e:	6013      	str	r3, [r2, #0]
 80035a0:	e058      	b.n	8003654 <HAL_RCC_OscConfig+0x1e4>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d112      	bne.n	80035d0 <HAL_RCC_OscConfig+0x160>
 80035aa:	4b4b      	ldr	r3, [pc, #300]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a4a      	ldr	r2, [pc, #296]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	4b48      	ldr	r3, [pc, #288]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a47      	ldr	r2, [pc, #284]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	4b45      	ldr	r3, [pc, #276]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a44      	ldr	r2, [pc, #272]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e041      	b.n	8003654 <HAL_RCC_OscConfig+0x1e4>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035d8:	d112      	bne.n	8003600 <HAL_RCC_OscConfig+0x190>
 80035da:	4b3f      	ldr	r3, [pc, #252]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a3e      	ldr	r2, [pc, #248]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	4b3c      	ldr	r3, [pc, #240]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a3b      	ldr	r2, [pc, #236]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b39      	ldr	r3, [pc, #228]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a38      	ldr	r2, [pc, #224]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80035f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	e029      	b.n	8003654 <HAL_RCC_OscConfig+0x1e4>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003608:	d112      	bne.n	8003630 <HAL_RCC_OscConfig+0x1c0>
 800360a:	4b33      	ldr	r3, [pc, #204]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a32      	ldr	r2, [pc, #200]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003614:	6013      	str	r3, [r2, #0]
 8003616:	4b30      	ldr	r3, [pc, #192]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a2f      	ldr	r2, [pc, #188]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800361c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b2d      	ldr	r3, [pc, #180]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	e011      	b.n	8003654 <HAL_RCC_OscConfig+0x1e4>
 8003630:	4b29      	ldr	r3, [pc, #164]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a28      	ldr	r2, [pc, #160]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800363a:	6013      	str	r3, [r2, #0]
 800363c:	4b26      	ldr	r3, [pc, #152]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a25      	ldr	r2, [pc, #148]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003646:	6013      	str	r3, [r2, #0]
 8003648:	4b23      	ldr	r3, [pc, #140]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a22      	ldr	r2, [pc, #136]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 800364e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003652:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d013      	beq.n	8003684 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365c:	f7fe f890 	bl	8001780 <HAL_GetTick>
 8003660:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003664:	f7fe f88c 	bl	8001780 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b64      	cmp	r3, #100	@ 0x64
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e32e      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003676:	4b18      	ldr	r3, [pc, #96]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x1f4>
 8003682:	e012      	b.n	80036aa <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003684:	f7fe f87c 	bl	8001780 <HAL_GetTick>
 8003688:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800368c:	f7fe f878 	bl	8001780 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	@ 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e31a      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800369e:	4b0e      	ldr	r3, [pc, #56]	@ (80036d8 <HAL_RCC_OscConfig+0x268>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 809a 	beq.w	80037ec <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d005      	beq.n	80036ca <HAL_RCC_OscConfig+0x25a>
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	2b18      	cmp	r3, #24
 80036c2:	d149      	bne.n	8003758 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d146      	bne.n	8003758 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d104      	bne.n	80036dc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e2fe      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
 80036d6:	bf00      	nop
 80036d8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d11c      	bne.n	800371c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80036e2:	4b9a      	ldr	r3, [pc, #616]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0218 	and.w	r2, r3, #24
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d014      	beq.n	800371c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80036f2:	4b96      	ldr	r3, [pc, #600]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f023 0218 	bic.w	r2, r3, #24
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	4993      	ldr	r1, [pc, #588]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003700:	4313      	orrs	r3, r2
 8003702:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003704:	f000 fdd0 	bl	80042a8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003708:	4b91      	ldr	r3, [pc, #580]	@ (8003950 <HAL_RCC_OscConfig+0x4e0>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4618      	mov	r0, r3
 800370e:	f7fd ffad 	bl	800166c <HAL_InitTick>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e2db      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371c:	f7fe f830 	bl	8001780 <HAL_GetTick>
 8003720:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003722:	e008      	b.n	8003736 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003724:	f7fe f82c 	bl	8001780 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e2ce      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003736:	4b85      	ldr	r3, [pc, #532]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d0f0      	beq.n	8003724 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003742:	4b82      	ldr	r3, [pc, #520]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	041b      	lsls	r3, r3, #16
 8003750:	497e      	ldr	r1, [pc, #504]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003752:	4313      	orrs	r3, r2
 8003754:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003756:	e049      	b.n	80037ec <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d02c      	beq.n	80037ba <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003760:	4b7a      	ldr	r3, [pc, #488]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f023 0218 	bic.w	r2, r3, #24
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	4977      	ldr	r1, [pc, #476]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800376e:	4313      	orrs	r3, r2
 8003770:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003772:	4b76      	ldr	r3, [pc, #472]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a75      	ldr	r2, [pc, #468]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003778:	f043 0301 	orr.w	r3, r3, #1
 800377c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377e:	f7fd ffff 	bl	8001780 <HAL_GetTick>
 8003782:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003786:	f7fd fffb 	bl	8001780 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e29d      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003798:	4b6c      	ldr	r3, [pc, #432]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80037a4:	4b69      	ldr	r3, [pc, #420]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	041b      	lsls	r3, r3, #16
 80037b2:	4966      	ldr	r1, [pc, #408]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	610b      	str	r3, [r1, #16]
 80037b8:	e018      	b.n	80037ec <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ba:	4b64      	ldr	r3, [pc, #400]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a63      	ldr	r2, [pc, #396]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80037c0:	f023 0301 	bic.w	r3, r3, #1
 80037c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c6:	f7fd ffdb 	bl	8001780 <HAL_GetTick>
 80037ca:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80037ce:	f7fd ffd7 	bl	8001780 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e279      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037e0:	4b5a      	ldr	r3, [pc, #360]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f0      	bne.n	80037ce <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0308 	and.w	r3, r3, #8
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d03c      	beq.n	8003872 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d01c      	beq.n	800383a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003800:	4b52      	ldr	r3, [pc, #328]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003806:	4a51      	ldr	r2, [pc, #324]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003808:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800380c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fd ffb6 	bl	8001780 <HAL_GetTick>
 8003814:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003818:	f7fd ffb2 	bl	8001780 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e254      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800382a:	4b48      	ldr	r3, [pc, #288]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800382c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0ef      	beq.n	8003818 <HAL_RCC_OscConfig+0x3a8>
 8003838:	e01b      	b.n	8003872 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800383a:	4b44      	ldr	r3, [pc, #272]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800383c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003840:	4a42      	ldr	r2, [pc, #264]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003842:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003846:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384a:	f7fd ff99 	bl	8001780 <HAL_GetTick>
 800384e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003852:	f7fd ff95 	bl	8001780 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e237      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003864:	4b39      	ldr	r3, [pc, #228]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003866:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800386a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1ef      	bne.n	8003852 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0304 	and.w	r3, r3, #4
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 80d2 	beq.w	8003a24 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003880:	4b34      	ldr	r3, [pc, #208]	@ (8003954 <HAL_RCC_OscConfig+0x4e4>)
 8003882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	2b00      	cmp	r3, #0
 800388a:	d118      	bne.n	80038be <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800388c:	4b31      	ldr	r3, [pc, #196]	@ (8003954 <HAL_RCC_OscConfig+0x4e4>)
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	4a30      	ldr	r2, [pc, #192]	@ (8003954 <HAL_RCC_OscConfig+0x4e4>)
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003898:	f7fd ff72 	bl	8001780 <HAL_GetTick>
 800389c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a0:	f7fd ff6e 	bl	8001780 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e210      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80038b2:	4b28      	ldr	r3, [pc, #160]	@ (8003954 <HAL_RCC_OscConfig+0x4e4>)
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0f0      	beq.n	80038a0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d108      	bne.n	80038d8 <HAL_RCC_OscConfig+0x468>
 80038c6:	4b21      	ldr	r3, [pc, #132]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80038c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038cc:	4a1f      	ldr	r2, [pc, #124]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80038ce:	f043 0301 	orr.w	r3, r3, #1
 80038d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038d6:	e074      	b.n	80039c2 <HAL_RCC_OscConfig+0x552>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d118      	bne.n	8003912 <HAL_RCC_OscConfig+0x4a2>
 80038e0:	4b1a      	ldr	r3, [pc, #104]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80038e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038e6:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80038e8:	f023 0301 	bic.w	r3, r3, #1
 80038ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038f0:	4b16      	ldr	r3, [pc, #88]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80038f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038f6:	4a15      	ldr	r2, [pc, #84]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 80038f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003900:	4b12      	ldr	r3, [pc, #72]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003902:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003906:	4a11      	ldr	r2, [pc, #68]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003908:	f023 0304 	bic.w	r3, r3, #4
 800390c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003910:	e057      	b.n	80039c2 <HAL_RCC_OscConfig+0x552>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b05      	cmp	r3, #5
 8003918:	d11e      	bne.n	8003958 <HAL_RCC_OscConfig+0x4e8>
 800391a:	4b0c      	ldr	r3, [pc, #48]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800391c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003920:	4a0a      	ldr	r2, [pc, #40]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003922:	f043 0304 	orr.w	r3, r3, #4
 8003926:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800392a:	4b08      	ldr	r3, [pc, #32]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800392c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003930:	4a06      	ldr	r2, [pc, #24]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003936:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800393a:	4b04      	ldr	r3, [pc, #16]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 800393c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003940:	4a02      	ldr	r2, [pc, #8]	@ (800394c <HAL_RCC_OscConfig+0x4dc>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800394a:	e03a      	b.n	80039c2 <HAL_RCC_OscConfig+0x552>
 800394c:	44020c00 	.word	0x44020c00
 8003950:	20000004 	.word	0x20000004
 8003954:	44020800 	.word	0x44020800
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2b85      	cmp	r3, #133	@ 0x85
 800395e:	d118      	bne.n	8003992 <HAL_RCC_OscConfig+0x522>
 8003960:	4ba2      	ldr	r3, [pc, #648]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003962:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003966:	4aa1      	ldr	r2, [pc, #644]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003968:	f043 0304 	orr.w	r3, r3, #4
 800396c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003970:	4b9e      	ldr	r3, [pc, #632]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003972:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003976:	4a9d      	ldr	r2, [pc, #628]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003978:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800397c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003980:	4b9a      	ldr	r3, [pc, #616]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003982:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003986:	4a99      	ldr	r2, [pc, #612]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003988:	f043 0301 	orr.w	r3, r3, #1
 800398c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003990:	e017      	b.n	80039c2 <HAL_RCC_OscConfig+0x552>
 8003992:	4b96      	ldr	r3, [pc, #600]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003994:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003998:	4a94      	ldr	r2, [pc, #592]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 800399a:	f023 0301 	bic.w	r3, r3, #1
 800399e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039a2:	4b92      	ldr	r3, [pc, #584]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 80039a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039a8:	4a90      	ldr	r2, [pc, #576]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 80039aa:	f023 0304 	bic.w	r3, r3, #4
 80039ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039b2:	4b8e      	ldr	r3, [pc, #568]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 80039b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039b8:	4a8c      	ldr	r2, [pc, #560]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 80039ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d016      	beq.n	80039f8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ca:	f7fd fed9 	bl	8001780 <HAL_GetTick>
 80039ce:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d0:	e00a      	b.n	80039e8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d2:	f7fd fed5 	bl	8001780 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e175      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039e8:	4b80      	ldr	r3, [pc, #512]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 80039ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0ed      	beq.n	80039d2 <HAL_RCC_OscConfig+0x562>
 80039f6:	e015      	b.n	8003a24 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fd fec2 	bl	8001780 <HAL_GetTick>
 80039fc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039fe:	e00a      	b.n	8003a16 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a00:	f7fd febe 	bl	8001780 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e15e      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a16:	4b75      	ldr	r3, [pc, #468]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1ed      	bne.n	8003a00 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0320 	and.w	r3, r3, #32
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d036      	beq.n	8003a9e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d019      	beq.n	8003a6c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a38:	4b6c      	ldr	r3, [pc, #432]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a6b      	ldr	r2, [pc, #428]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a44:	f7fd fe9c 	bl	8001780 <HAL_GetTick>
 8003a48:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003a4c:	f7fd fe98 	bl	8001780 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e13a      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a5e:	4b63      	ldr	r3, [pc, #396]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0f0      	beq.n	8003a4c <HAL_RCC_OscConfig+0x5dc>
 8003a6a:	e018      	b.n	8003a9e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a6c:	4b5f      	ldr	r3, [pc, #380]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a5e      	ldr	r2, [pc, #376]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a78:	f7fd fe82 	bl	8001780 <HAL_GetTick>
 8003a7c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003a80:	f7fd fe7e 	bl	8001780 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e120      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a92:	4b56      	ldr	r3, [pc, #344]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f0      	bne.n	8003a80 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 8115 	beq.w	8003cd2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	2b18      	cmp	r3, #24
 8003aac:	f000 80af 	beq.w	8003c0e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	f040 8086 	bne.w	8003bc6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003aba:	4b4c      	ldr	r3, [pc, #304]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a4b      	ldr	r2, [pc, #300]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003ac0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ac4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac6:	f7fd fe5b 	bl	8001780 <HAL_GetTick>
 8003aca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003ace:	f7fd fe57 	bl	8001780 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e0f9      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003ae0:	4b42      	ldr	r3, [pc, #264]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f0      	bne.n	8003ace <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003aec:	4b3f      	ldr	r3, [pc, #252]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003af4:	f023 0303 	bic.w	r3, r3, #3
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b00:	0212      	lsls	r2, r2, #8
 8003b02:	430a      	orrs	r2, r1
 8003b04:	4939      	ldr	r1, [pc, #228]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	025b      	lsls	r3, r3, #9
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b24:	3b01      	subs	r3, #1
 8003b26:	041b      	lsls	r3, r3, #16
 8003b28:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	3b01      	subs	r3, #1
 8003b34:	061b      	lsls	r3, r3, #24
 8003b36:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b3a:	492c      	ldr	r1, [pc, #176]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003b40:	4b2a      	ldr	r3, [pc, #168]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b44:	4a29      	ldr	r2, [pc, #164]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b46:	f023 0310 	bic.w	r3, r3, #16
 8003b4a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b50:	4a26      	ldr	r2, [pc, #152]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003b56:	4b25      	ldr	r3, [pc, #148]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5a:	4a24      	ldr	r2, [pc, #144]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b5c:	f043 0310 	orr.w	r3, r3, #16
 8003b60:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003b62:	4b22      	ldr	r3, [pc, #136]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b66:	f023 020c 	bic.w	r2, r3, #12
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6e:	491f      	ldr	r1, [pc, #124]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003b74:	4b1d      	ldr	r3, [pc, #116]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b78:	f023 0220 	bic.w	r2, r3, #32
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b80:	491a      	ldr	r1, [pc, #104]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b86:	4b19      	ldr	r3, [pc, #100]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	4a18      	ldr	r2, [pc, #96]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b90:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003b92:	4b16      	ldr	r3, [pc, #88]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a15      	ldr	r2, [pc, #84]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003b98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9e:	f7fd fdef 	bl	8001780 <HAL_GetTick>
 8003ba2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003ba6:	f7fd fdeb 	bl	8001780 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e08d      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x736>
 8003bc4:	e085      	b.n	8003cd2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003bc6:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a08      	ldr	r2, [pc, #32]	@ (8003bec <HAL_RCC_OscConfig+0x77c>)
 8003bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd2:	f7fd fdd5 	bl	8001780 <HAL_GetTick>
 8003bd6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003bd8:	e00a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003bda:	f7fd fdd1 	bl	8001780 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d903      	bls.n	8003bf0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e073      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
 8003bec:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003bf0:	4b3a      	ldr	r3, [pc, #232]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1ee      	bne.n	8003bda <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003bfc:	4b37      	ldr	r3, [pc, #220]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c00:	4a36      	ldr	r2, [pc, #216]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003c02:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003c06:	f023 0303 	bic.w	r3, r3, #3
 8003c0a:	6293      	str	r3, [r2, #40]	@ 0x28
 8003c0c:	e061      	b.n	8003cd2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003c0e:	4b33      	ldr	r3, [pc, #204]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c12:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c14:	4b31      	ldr	r3, [pc, #196]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c18:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d031      	beq.n	8003c86 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f003 0203 	and.w	r2, r3, #3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d12a      	bne.n	8003c86 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	0a1b      	lsrs	r3, r3, #8
 8003c34:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d122      	bne.n	8003c86 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d11a      	bne.n	8003c86 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	0a5b      	lsrs	r3, r3, #9
 8003c54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d111      	bne.n	8003c86 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	0c1b      	lsrs	r3, r3, #16
 8003c66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d108      	bne.n	8003c86 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	0e1b      	lsrs	r3, r3, #24
 8003c78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c80:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d001      	beq.n	8003c8a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e024      	b.n	8003cd4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003c8a:	4b14      	ldr	r3, [pc, #80]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8e:	08db      	lsrs	r3, r3, #3
 8003c90:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d01a      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca0:	4a0e      	ldr	r2, [pc, #56]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003ca2:	f023 0310 	bic.w	r3, r3, #16
 8003ca6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca8:	f7fd fd6a 	bl	8001780 <HAL_GetTick>
 8003cac:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003cae:	bf00      	nop
 8003cb0:	f7fd fd66 	bl	8001780 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d0f9      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc0:	4a06      	ldr	r2, [pc, #24]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003cc6:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cca:	4a04      	ldr	r2, [pc, #16]	@ (8003cdc <HAL_RCC_OscConfig+0x86c>)
 8003ccc:	f043 0310 	orr.w	r3, r3, #16
 8003cd0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3720      	adds	r7, #32
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	44020c00 	.word	0x44020c00

08003ce0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e19e      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cf4:	4b83      	ldr	r3, [pc, #524]	@ (8003f04 <HAL_RCC_ClockConfig+0x224>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d910      	bls.n	8003d24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d02:	4b80      	ldr	r3, [pc, #512]	@ (8003f04 <HAL_RCC_ClockConfig+0x224>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 020f 	bic.w	r2, r3, #15
 8003d0a:	497e      	ldr	r1, [pc, #504]	@ (8003f04 <HAL_RCC_ClockConfig+0x224>)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d12:	4b7c      	ldr	r3, [pc, #496]	@ (8003f04 <HAL_RCC_ClockConfig+0x224>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e186      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d012      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	695a      	ldr	r2, [r3, #20]
 8003d34:	4b74      	ldr	r3, [pc, #464]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	0a1b      	lsrs	r3, r3, #8
 8003d3a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d909      	bls.n	8003d56 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003d42:	4b71      	ldr	r3, [pc, #452]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	021b      	lsls	r3, r3, #8
 8003d50:	496d      	ldr	r1, [pc, #436]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d012      	beq.n	8003d88 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	4b68      	ldr	r3, [pc, #416]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	091b      	lsrs	r3, r3, #4
 8003d6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d909      	bls.n	8003d88 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003d74:	4b64      	ldr	r3, [pc, #400]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	011b      	lsls	r3, r3, #4
 8003d82:	4961      	ldr	r1, [pc, #388]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d010      	beq.n	8003db6 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	4b5b      	ldr	r3, [pc, #364]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d908      	bls.n	8003db6 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003da4:	4b58      	ldr	r3, [pc, #352]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4955      	ldr	r1, [pc, #340]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d010      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	4b50      	ldr	r3, [pc, #320]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	f003 030f 	and.w	r3, r3, #15
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d908      	bls.n	8003de4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003dd2:	4b4d      	ldr	r3, [pc, #308]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f023 020f 	bic.w	r2, r3, #15
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	494a      	ldr	r1, [pc, #296]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 8093 	beq.w	8003f18 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d107      	bne.n	8003e0a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003dfa:	4b43      	ldr	r3, [pc, #268]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d121      	bne.n	8003e4a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e113      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d107      	bne.n	8003e22 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e12:	4b3d      	ldr	r3, [pc, #244]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d115      	bne.n	8003e4a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e107      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d107      	bne.n	8003e3a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003e2a:	4b37      	ldr	r3, [pc, #220]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d109      	bne.n	8003e4a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e0fb      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e3a:	4b33      	ldr	r3, [pc, #204]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e0f3      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	f023 0203 	bic.w	r2, r3, #3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	492c      	ldr	r1, [pc, #176]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e5c:	f7fd fc90 	bl	8001780 <HAL_GetTick>
 8003e60:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	d112      	bne.n	8003e90 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e6a:	e00a      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e6c:	f7fd fc88 	bl	8001780 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e0d7      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e82:	4b21      	ldr	r3, [pc, #132]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f003 0318 	and.w	r3, r3, #24
 8003e8a:	2b18      	cmp	r3, #24
 8003e8c:	d1ee      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x18c>
 8003e8e:	e043      	b.n	8003f18 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d112      	bne.n	8003ebe <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e98:	e00a      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e9a:	f7fd fc71 	bl	8001780 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e0c0      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eb0:	4b15      	ldr	r3, [pc, #84]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	f003 0318 	and.w	r3, r3, #24
 8003eb8:	2b10      	cmp	r3, #16
 8003eba:	d1ee      	bne.n	8003e9a <HAL_RCC_ClockConfig+0x1ba>
 8003ebc:	e02c      	b.n	8003f18 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d122      	bne.n	8003f0c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003ec6:	e00a      	b.n	8003ede <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec8:	f7fd fc5a 	bl	8001780 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e0a9      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003ede:	4b0a      	ldr	r3, [pc, #40]	@ (8003f08 <HAL_RCC_ClockConfig+0x228>)
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	f003 0318 	and.w	r3, r3, #24
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d1ee      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0x1e8>
 8003eea:	e015      	b.n	8003f18 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003eec:	f7fd fc48 	bl	8001780 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d906      	bls.n	8003f0c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e097      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
 8003f02:	bf00      	nop
 8003f04:	40022000 	.word	0x40022000
 8003f08:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	f003 0318 	and.w	r3, r3, #24
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e9      	bne.n	8003eec <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d010      	beq.n	8003f46 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	4b44      	ldr	r3, [pc, #272]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	f003 030f 	and.w	r3, r3, #15
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d208      	bcs.n	8003f46 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003f34:	4b41      	ldr	r3, [pc, #260]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f023 020f 	bic.w	r2, r3, #15
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	493e      	ldr	r1, [pc, #248]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f46:	4b3e      	ldr	r3, [pc, #248]	@ (8004040 <HAL_RCC_ClockConfig+0x360>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d210      	bcs.n	8003f76 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f54:	4b3a      	ldr	r3, [pc, #232]	@ (8004040 <HAL_RCC_ClockConfig+0x360>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f023 020f 	bic.w	r2, r3, #15
 8003f5c:	4938      	ldr	r1, [pc, #224]	@ (8004040 <HAL_RCC_ClockConfig+0x360>)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f64:	4b36      	ldr	r3, [pc, #216]	@ (8004040 <HAL_RCC_ClockConfig+0x360>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 030f 	and.w	r3, r3, #15
 8003f6c:	683a      	ldr	r2, [r7, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d001      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e05d      	b.n	8004032 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d010      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	4b2d      	ldr	r3, [pc, #180]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d208      	bcs.n	8003fa4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003f92:	4b2a      	ldr	r3, [pc, #168]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	4927      	ldr	r1, [pc, #156]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d012      	beq.n	8003fd6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691a      	ldr	r2, [r3, #16]
 8003fb4:	4b21      	ldr	r3, [pc, #132]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	091b      	lsrs	r3, r3, #4
 8003fba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d209      	bcs.n	8003fd6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	011b      	lsls	r3, r3, #4
 8003fd0:	491a      	ldr	r1, [pc, #104]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0310 	and.w	r3, r3, #16
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d012      	beq.n	8004008 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	4b15      	ldr	r3, [pc, #84]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	0a1b      	lsrs	r3, r3, #8
 8003fec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d209      	bcs.n	8004008 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003ff4:	4b11      	ldr	r3, [pc, #68]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	021b      	lsls	r3, r3, #8
 8004002:	490e      	ldr	r1, [pc, #56]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8004004:	4313      	orrs	r3, r2
 8004006:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004008:	f000 f822 	bl	8004050 <HAL_RCC_GetSysClockFreq>
 800400c:	4602      	mov	r2, r0
 800400e:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <HAL_RCC_ClockConfig+0x35c>)
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	490b      	ldr	r1, [pc, #44]	@ (8004044 <HAL_RCC_ClockConfig+0x364>)
 8004018:	5ccb      	ldrb	r3, [r1, r3]
 800401a:	fa22 f303 	lsr.w	r3, r2, r3
 800401e:	4a0a      	ldr	r2, [pc, #40]	@ (8004048 <HAL_RCC_ClockConfig+0x368>)
 8004020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004022:	4b0a      	ldr	r3, [pc, #40]	@ (800404c <HAL_RCC_ClockConfig+0x36c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f7fd fb20 	bl	800166c <HAL_InitTick>
 800402c:	4603      	mov	r3, r0
 800402e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004030:	7afb      	ldrb	r3, [r7, #11]
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	44020c00 	.word	0x44020c00
 8004040:	40022000 	.word	0x40022000
 8004044:	08009f44 	.word	0x08009f44
 8004048:	20000000 	.word	0x20000000
 800404c:	20000004 	.word	0x20000004

08004050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004050:	b480      	push	{r7}
 8004052:	b089      	sub	sp, #36	@ 0x24
 8004054:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004056:	4b8c      	ldr	r3, [pc, #560]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004058:	69db      	ldr	r3, [r3, #28]
 800405a:	f003 0318 	and.w	r3, r3, #24
 800405e:	2b08      	cmp	r3, #8
 8004060:	d102      	bne.n	8004068 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004062:	4b8a      	ldr	r3, [pc, #552]	@ (800428c <HAL_RCC_GetSysClockFreq+0x23c>)
 8004064:	61fb      	str	r3, [r7, #28]
 8004066:	e107      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004068:	4b87      	ldr	r3, [pc, #540]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f003 0318 	and.w	r3, r3, #24
 8004070:	2b00      	cmp	r3, #0
 8004072:	d112      	bne.n	800409a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004074:	4b84      	ldr	r3, [pc, #528]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	2b00      	cmp	r3, #0
 800407e:	d009      	beq.n	8004094 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004080:	4b81      	ldr	r3, [pc, #516]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	08db      	lsrs	r3, r3, #3
 8004086:	f003 0303 	and.w	r3, r3, #3
 800408a:	4a81      	ldr	r2, [pc, #516]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x240>)
 800408c:	fa22 f303 	lsr.w	r3, r2, r3
 8004090:	61fb      	str	r3, [r7, #28]
 8004092:	e0f1      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004094:	4b7e      	ldr	r3, [pc, #504]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x240>)
 8004096:	61fb      	str	r3, [r7, #28]
 8004098:	e0ee      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800409a:	4b7b      	ldr	r3, [pc, #492]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	f003 0318 	and.w	r3, r3, #24
 80040a2:	2b10      	cmp	r3, #16
 80040a4:	d102      	bne.n	80040ac <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040a6:	4b7b      	ldr	r3, [pc, #492]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x244>)
 80040a8:	61fb      	str	r3, [r7, #28]
 80040aa:	e0e5      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040ac:	4b76      	ldr	r3, [pc, #472]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 80040ae:	69db      	ldr	r3, [r3, #28]
 80040b0:	f003 0318 	and.w	r3, r3, #24
 80040b4:	2b18      	cmp	r3, #24
 80040b6:	f040 80dd 	bne.w	8004274 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80040ba:	4b73      	ldr	r3, [pc, #460]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 80040bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80040c4:	4b70      	ldr	r3, [pc, #448]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 80040c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c8:	0a1b      	lsrs	r3, r3, #8
 80040ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040ce:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80040d0:	4b6d      	ldr	r3, [pc, #436]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80040dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 80040de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80040e0:	08db      	lsrs	r3, r3, #3
 80040e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	fb02 f303 	mul.w	r3, r2, r3
 80040ec:	ee07 3a90 	vmov	s15, r3
 80040f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040f4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 80b7 	beq.w	800426e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d003      	beq.n	800410e <HAL_RCC_GetSysClockFreq+0xbe>
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	2b03      	cmp	r3, #3
 800410a:	d056      	beq.n	80041ba <HAL_RCC_GetSysClockFreq+0x16a>
 800410c:	e077      	b.n	80041fe <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800410e:	4b5e      	ldr	r3, [pc, #376]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d02d      	beq.n	8004176 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800411a:	4b5b      	ldr	r3, [pc, #364]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	08db      	lsrs	r3, r3, #3
 8004120:	f003 0303 	and.w	r3, r3, #3
 8004124:	4a5a      	ldr	r2, [pc, #360]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x240>)
 8004126:	fa22 f303 	lsr.w	r3, r2, r3
 800412a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	ee07 3a90 	vmov	s15, r3
 8004132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	ee07 3a90 	vmov	s15, r3
 800413c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004144:	4b50      	ldr	r3, [pc, #320]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004146:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800414c:	ee07 3a90 	vmov	s15, r3
 8004150:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004154:	ed97 6a02 	vldr	s12, [r7, #8]
 8004158:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004298 <HAL_RCC_GetSysClockFreq+0x248>
 800415c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004160:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004164:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004168:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800416c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004170:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004174:	e065      	b.n	8004242 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	ee07 3a90 	vmov	s15, r3
 800417c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004180:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800429c <HAL_RCC_GetSysClockFreq+0x24c>
 8004184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004188:	4b3f      	ldr	r3, [pc, #252]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 800418a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004190:	ee07 3a90 	vmov	s15, r3
 8004194:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004198:	ed97 6a02 	vldr	s12, [r7, #8]
 800419c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004298 <HAL_RCC_GetSysClockFreq+0x248>
 80041a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80041a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041b4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80041b8:	e043      	b.n	8004242 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	ee07 3a90 	vmov	s15, r3
 80041c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041c4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80042a0 <HAL_RCC_GetSysClockFreq+0x250>
 80041c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 80041ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041d4:	ee07 3a90 	vmov	s15, r3
 80041d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80041dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80041e0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004298 <HAL_RCC_GetSysClockFreq+0x248>
 80041e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80041ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041f8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80041fc:	e021      	b.n	8004242 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	ee07 3a90 	vmov	s15, r3
 8004204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004208:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80042a4 <HAL_RCC_GetSysClockFreq+0x254>
 800420c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004210:	4b1d      	ldr	r3, [pc, #116]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004218:	ee07 3a90 	vmov	s15, r3
 800421c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004220:	ed97 6a02 	vldr	s12, [r7, #8]
 8004224:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004298 <HAL_RCC_GetSysClockFreq+0x248>
 8004228:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800422c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004230:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004234:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800423c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004240:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004242:	4b11      	ldr	r3, [pc, #68]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x238>)
 8004244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004246:	0a5b      	lsrs	r3, r3, #9
 8004248:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800424c:	3301      	adds	r3, #1
 800424e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	ee07 3a90 	vmov	s15, r3
 8004256:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800425a:	edd7 6a06 	vldr	s13, [r7, #24]
 800425e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004262:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004266:	ee17 3a90 	vmov	r3, s15
 800426a:	61fb      	str	r3, [r7, #28]
 800426c:	e004      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800426e:	2300      	movs	r3, #0
 8004270:	61fb      	str	r3, [r7, #28]
 8004272:	e001      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004274:	4b06      	ldr	r3, [pc, #24]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x240>)
 8004276:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004278:	69fb      	ldr	r3, [r7, #28]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3724      	adds	r7, #36	@ 0x24
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	44020c00 	.word	0x44020c00
 800428c:	003d0900 	.word	0x003d0900
 8004290:	03d09000 	.word	0x03d09000
 8004294:	017d7840 	.word	0x017d7840
 8004298:	46000000 	.word	0x46000000
 800429c:	4c742400 	.word	0x4c742400
 80042a0:	4bbebc20 	.word	0x4bbebc20
 80042a4:	4a742400 	.word	0x4a742400

080042a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80042ac:	f7ff fed0 	bl	8004050 <HAL_RCC_GetSysClockFreq>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b08      	ldr	r3, [pc, #32]	@ (80042d4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80042b4:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80042b6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80042ba:	4907      	ldr	r1, [pc, #28]	@ (80042d8 <HAL_RCC_GetHCLKFreq+0x30>)
 80042bc:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80042be:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80042c2:	fa22 f303 	lsr.w	r3, r2, r3
 80042c6:	4a05      	ldr	r2, [pc, #20]	@ (80042dc <HAL_RCC_GetHCLKFreq+0x34>)
 80042c8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80042ca:	4b04      	ldr	r3, [pc, #16]	@ (80042dc <HAL_RCC_GetHCLKFreq+0x34>)
 80042cc:	681b      	ldr	r3, [r3, #0]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	44020c00 	.word	0x44020c00
 80042d8:	08009f44 	.word	0x08009f44
 80042dc:	20000000 	.word	0x20000000

080042e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80042e4:	f7ff ffe0 	bl	80042a8 <HAL_RCC_GetHCLKFreq>
 80042e8:	4602      	mov	r2, r0
 80042ea:	4b06      	ldr	r3, [pc, #24]	@ (8004304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	091b      	lsrs	r3, r3, #4
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	4904      	ldr	r1, [pc, #16]	@ (8004308 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042f6:	5ccb      	ldrb	r3, [r1, r3]
 80042f8:	f003 031f 	and.w	r3, r3, #31
 80042fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004300:	4618      	mov	r0, r3
 8004302:	bd80      	pop	{r7, pc}
 8004304:	44020c00 	.word	0x44020c00
 8004308:	08009f54 	.word	0x08009f54

0800430c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004310:	f7ff ffca 	bl	80042a8 <HAL_RCC_GetHCLKFreq>
 8004314:	4602      	mov	r2, r0
 8004316:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	0a1b      	lsrs	r3, r3, #8
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	4904      	ldr	r1, [pc, #16]	@ (8004334 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	f003 031f 	and.w	r3, r3, #31
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	44020c00 	.word	0x44020c00
 8004334:	08009f54 	.word	0x08009f54

08004338 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800433c:	f7ff ffb4 	bl	80042a8 <HAL_RCC_GetHCLKFreq>
 8004340:	4602      	mov	r2, r0
 8004342:	4b06      	ldr	r3, [pc, #24]	@ (800435c <HAL_RCC_GetPCLK3Freq+0x24>)
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	0b1b      	lsrs	r3, r3, #12
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	4904      	ldr	r1, [pc, #16]	@ (8004360 <HAL_RCC_GetPCLK3Freq+0x28>)
 800434e:	5ccb      	ldrb	r3, [r1, r3]
 8004350:	f003 031f 	and.w	r3, r3, #31
 8004354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004358:	4618      	mov	r0, r3
 800435a:	bd80      	pop	{r7, pc}
 800435c:	44020c00 	.word	0x44020c00
 8004360:	08009f54 	.word	0x08009f54

08004364 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004368:	b0d8      	sub	sp, #352	@ 0x160
 800436a:	af00      	add	r7, sp, #0
 800436c:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004370:	2300      	movs	r3, #0
 8004372:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004376:	2300      	movs	r3, #0
 8004378:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800437c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004384:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004388:	2500      	movs	r5, #0
 800438a:	ea54 0305 	orrs.w	r3, r4, r5
 800438e:	d00b      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004390:	4bcd      	ldr	r3, [pc, #820]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004392:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004396:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800439a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800439e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a0:	4ac9      	ldr	r2, [pc, #804]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80043a2:	430b      	orrs	r3, r1
 80043a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b0:	f002 0801 	and.w	r8, r2, #1
 80043b4:	f04f 0900 	mov.w	r9, #0
 80043b8:	ea58 0309 	orrs.w	r3, r8, r9
 80043bc:	d042      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80043be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c4:	2b05      	cmp	r3, #5
 80043c6:	d823      	bhi.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80043c8:	a201      	add	r2, pc, #4	@ (adr r2, 80043d0 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80043ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ce:	bf00      	nop
 80043d0:	08004419 	.word	0x08004419
 80043d4:	080043e9 	.word	0x080043e9
 80043d8:	080043fd 	.word	0x080043fd
 80043dc:	08004419 	.word	0x08004419
 80043e0:	08004419 	.word	0x08004419
 80043e4:	08004419 	.word	0x08004419
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043ec:	3308      	adds	r3, #8
 80043ee:	4618      	mov	r0, r3
 80043f0:	f004 fee0 	bl	80091b4 <RCCEx_PLL2_Config>
 80043f4:	4603      	mov	r3, r0
 80043f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80043fa:	e00e      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004400:	3330      	adds	r3, #48	@ 0x30
 8004402:	4618      	mov	r0, r3
 8004404:	f004 ff6e 	bl	80092e4 <RCCEx_PLL3_Config>
 8004408:	4603      	mov	r3, r0
 800440a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800440e:	e004      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004416:	e000      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800441a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10c      	bne.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004422:	4ba9      	ldr	r3, [pc, #676]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004424:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004428:	f023 0107 	bic.w	r1, r3, #7
 800442c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004432:	4aa5      	ldr	r2, [pc, #660]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004434:	430b      	orrs	r3, r1
 8004436:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800443a:	e003      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800443c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004440:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004444:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444c:	f002 0a02 	and.w	sl, r2, #2
 8004450:	f04f 0b00 	mov.w	fp, #0
 8004454:	ea5a 030b 	orrs.w	r3, sl, fp
 8004458:	f000 8088 	beq.w	800456c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800445c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004462:	2b28      	cmp	r3, #40	@ 0x28
 8004464:	d868      	bhi.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004466:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446c:	08004541 	.word	0x08004541
 8004470:	08004539 	.word	0x08004539
 8004474:	08004539 	.word	0x08004539
 8004478:	08004539 	.word	0x08004539
 800447c:	08004539 	.word	0x08004539
 8004480:	08004539 	.word	0x08004539
 8004484:	08004539 	.word	0x08004539
 8004488:	08004539 	.word	0x08004539
 800448c:	08004511 	.word	0x08004511
 8004490:	08004539 	.word	0x08004539
 8004494:	08004539 	.word	0x08004539
 8004498:	08004539 	.word	0x08004539
 800449c:	08004539 	.word	0x08004539
 80044a0:	08004539 	.word	0x08004539
 80044a4:	08004539 	.word	0x08004539
 80044a8:	08004539 	.word	0x08004539
 80044ac:	08004525 	.word	0x08004525
 80044b0:	08004539 	.word	0x08004539
 80044b4:	08004539 	.word	0x08004539
 80044b8:	08004539 	.word	0x08004539
 80044bc:	08004539 	.word	0x08004539
 80044c0:	08004539 	.word	0x08004539
 80044c4:	08004539 	.word	0x08004539
 80044c8:	08004539 	.word	0x08004539
 80044cc:	08004541 	.word	0x08004541
 80044d0:	08004539 	.word	0x08004539
 80044d4:	08004539 	.word	0x08004539
 80044d8:	08004539 	.word	0x08004539
 80044dc:	08004539 	.word	0x08004539
 80044e0:	08004539 	.word	0x08004539
 80044e4:	08004539 	.word	0x08004539
 80044e8:	08004539 	.word	0x08004539
 80044ec:	08004541 	.word	0x08004541
 80044f0:	08004539 	.word	0x08004539
 80044f4:	08004539 	.word	0x08004539
 80044f8:	08004539 	.word	0x08004539
 80044fc:	08004539 	.word	0x08004539
 8004500:	08004539 	.word	0x08004539
 8004504:	08004539 	.word	0x08004539
 8004508:	08004539 	.word	0x08004539
 800450c:	08004541 	.word	0x08004541
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004510:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004514:	3308      	adds	r3, #8
 8004516:	4618      	mov	r0, r3
 8004518:	f004 fe4c 	bl	80091b4 <RCCEx_PLL2_Config>
 800451c:	4603      	mov	r3, r0
 800451e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004522:	e00e      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004524:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004528:	3330      	adds	r3, #48	@ 0x30
 800452a:	4618      	mov	r0, r3
 800452c:	f004 feda 	bl	80092e4 <RCCEx_PLL3_Config>
 8004530:	4603      	mov	r3, r0
 8004532:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004536:	e004      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800453e:	e000      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004540:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004542:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10c      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800454a:	4b5f      	ldr	r3, [pc, #380]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800454c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004550:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004554:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800455a:	4a5b      	ldr	r2, [pc, #364]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800455c:	430b      	orrs	r3, r1
 800455e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004562:	e003      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004564:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004568:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800456c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004574:	f002 0304 	and.w	r3, r2, #4
 8004578:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800457c:	2300      	movs	r3, #0
 800457e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004582:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8004586:	460b      	mov	r3, r1
 8004588:	4313      	orrs	r3, r2
 800458a:	d04e      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800458c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004590:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004592:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004596:	d02c      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8004598:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800459c:	d825      	bhi.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x286>
 800459e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045a2:	d028      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80045a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045a8:	d81f      	bhi.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80045ac:	d025      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x296>
 80045ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80045b0:	d81b      	bhi.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045b2:	2b80      	cmp	r3, #128	@ 0x80
 80045b4:	d00f      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80045b6:	2b80      	cmp	r3, #128	@ 0x80
 80045b8:	d817      	bhi.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d01f      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80045be:	2b40      	cmp	r3, #64	@ 0x40
 80045c0:	d113      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045c6:	3308      	adds	r3, #8
 80045c8:	4618      	mov	r0, r3
 80045ca:	f004 fdf3 	bl	80091b4 <RCCEx_PLL2_Config>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80045d4:	e014      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80045d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045da:	3330      	adds	r3, #48	@ 0x30
 80045dc:	4618      	mov	r0, r3
 80045de:	f004 fe81 	bl	80092e4 <RCCEx_PLL3_Config>
 80045e2:	4603      	mov	r3, r0
 80045e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80045e8:	e00a      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80045f0:	e006      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80045f2:	bf00      	nop
 80045f4:	e004      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80045f6:	bf00      	nop
 80045f8:	e002      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80045fa:	bf00      	nop
 80045fc:	e000      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80045fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004600:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10c      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004608:	4b2f      	ldr	r3, [pc, #188]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800460a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800460e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004612:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004616:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004618:	4a2b      	ldr	r2, [pc, #172]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800461a:	430b      	orrs	r3, r1
 800461c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004620:	e003      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004622:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004626:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800462a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004632:	f002 0308 	and.w	r3, r2, #8
 8004636:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800463a:	2300      	movs	r3, #0
 800463c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004640:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004644:	460b      	mov	r3, r1
 8004646:	4313      	orrs	r3, r2
 8004648:	d056      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800464a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800464e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004650:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004654:	d031      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004656:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800465a:	d82a      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800465c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004660:	d02d      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004662:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004666:	d824      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004668:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800466c:	d029      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800466e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004672:	d81e      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004674:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004678:	d011      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800467a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467e:	d818      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004680:	2b00      	cmp	r3, #0
 8004682:	d023      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004688:	d113      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800468a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800468e:	3308      	adds	r3, #8
 8004690:	4618      	mov	r0, r3
 8004692:	f004 fd8f 	bl	80091b4 <RCCEx_PLL2_Config>
 8004696:	4603      	mov	r3, r0
 8004698:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800469c:	e017      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800469e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046a2:	3330      	adds	r3, #48	@ 0x30
 80046a4:	4618      	mov	r0, r3
 80046a6:	f004 fe1d 	bl	80092e4 <RCCEx_PLL3_Config>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80046b0:	e00d      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80046b8:	e009      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80046ba:	bf00      	nop
 80046bc:	e007      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80046be:	bf00      	nop
 80046c0:	e005      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80046c2:	bf00      	nop
 80046c4:	e003      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80046c6:	bf00      	nop
 80046c8:	44020c00 	.word	0x44020c00
        break;
 80046cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10c      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80046d6:	4bbb      	ldr	r3, [pc, #748]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80046d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046dc:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80046e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046e6:	4ab7      	ldr	r2, [pc, #732]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80046e8:	430b      	orrs	r3, r1
 80046ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80046ee:	e003      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046f4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004700:	f002 0310 	and.w	r3, r2, #16
 8004704:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004708:	2300      	movs	r3, #0
 800470a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800470e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004712:	460b      	mov	r3, r1
 8004714:	4313      	orrs	r3, r2
 8004716:	d053      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004718:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800471c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800471e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004722:	d031      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004724:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004728:	d82a      	bhi.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800472a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800472e:	d02d      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004730:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004734:	d824      	bhi.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004736:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800473a:	d029      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800473c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004740:	d81e      	bhi.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004746:	d011      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800474c:	d818      	bhi.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800474e:	2b00      	cmp	r3, #0
 8004750:	d020      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004756:	d113      	bne.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004758:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800475c:	3308      	adds	r3, #8
 800475e:	4618      	mov	r0, r3
 8004760:	f004 fd28 	bl	80091b4 <RCCEx_PLL2_Config>
 8004764:	4603      	mov	r3, r0
 8004766:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800476a:	e014      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800476c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004770:	3330      	adds	r3, #48	@ 0x30
 8004772:	4618      	mov	r0, r3
 8004774:	f004 fdb6 	bl	80092e4 <RCCEx_PLL3_Config>
 8004778:	4603      	mov	r3, r0
 800477a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800477e:	e00a      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004786:	e006      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004788:	bf00      	nop
 800478a:	e004      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800478c:	bf00      	nop
 800478e:	e002      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004790:	bf00      	nop
 8004792:	e000      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004794:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004796:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10c      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800479e:	4b89      	ldr	r3, [pc, #548]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80047a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047a4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80047a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047ae:	4a85      	ldr	r2, [pc, #532]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80047b0:	430b      	orrs	r3, r1
 80047b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80047b6:	e003      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047bc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80047c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c8:	f002 0320 	and.w	r3, r2, #32
 80047cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80047d0:	2300      	movs	r3, #0
 80047d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80047d6:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 80047da:	460b      	mov	r3, r1
 80047dc:	4313      	orrs	r3, r2
 80047de:	d053      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80047e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e6:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80047ea:	d031      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80047ec:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80047f0:	d82a      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80047f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047f6:	d02d      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80047f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047fc:	d824      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80047fe:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004802:	d029      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004804:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004808:	d81e      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800480a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800480e:	d011      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004810:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004814:	d818      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004816:	2b00      	cmp	r3, #0
 8004818:	d020      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800481a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800481e:	d113      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004820:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004824:	3308      	adds	r3, #8
 8004826:	4618      	mov	r0, r3
 8004828:	f004 fcc4 	bl	80091b4 <RCCEx_PLL2_Config>
 800482c:	4603      	mov	r3, r0
 800482e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004832:	e014      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004834:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004838:	3330      	adds	r3, #48	@ 0x30
 800483a:	4618      	mov	r0, r3
 800483c:	f004 fd52 	bl	80092e4 <RCCEx_PLL3_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004846:	e00a      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800484e:	e006      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004850:	bf00      	nop
 8004852:	e004      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004854:	bf00      	nop
 8004856:	e002      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004858:	bf00      	nop
 800485a:	e000      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800485c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800485e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10c      	bne.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004866:	4b57      	ldr	r3, [pc, #348]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800486c:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8004870:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004876:	4a53      	ldr	r2, [pc, #332]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004878:	430b      	orrs	r3, r1
 800487a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800487e:	e003      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004880:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004884:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004888:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800488c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004890:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004894:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004898:	2300      	movs	r3, #0
 800489a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800489e:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80048a2:	460b      	mov	r3, r1
 80048a4:	4313      	orrs	r3, r2
 80048a6:	d053      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80048a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ae:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80048b2:	d031      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80048b4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80048b8:	d82a      	bhi.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80048ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048be:	d02d      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80048c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048c4:	d824      	bhi.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80048c6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80048ca:	d029      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80048cc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80048d0:	d81e      	bhi.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80048d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80048d6:	d011      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x598>
 80048d8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80048dc:	d818      	bhi.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d020      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80048e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048e6:	d113      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80048e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048ec:	3308      	adds	r3, #8
 80048ee:	4618      	mov	r0, r3
 80048f0:	f004 fc60 	bl	80091b4 <RCCEx_PLL2_Config>
 80048f4:	4603      	mov	r3, r0
 80048f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 80048fa:	e014      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004900:	3330      	adds	r3, #48	@ 0x30
 8004902:	4618      	mov	r0, r3
 8004904:	f004 fcee 	bl	80092e4 <RCCEx_PLL3_Config>
 8004908:	4603      	mov	r3, r0
 800490a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800490e:	e00a      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004916:	e006      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004918:	bf00      	nop
 800491a:	e004      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800491c:	bf00      	nop
 800491e:	e002      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004920:	bf00      	nop
 8004922:	e000      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004926:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10c      	bne.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800492e:	4b25      	ldr	r3, [pc, #148]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004930:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004934:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004938:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800493c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800493e:	4a21      	ldr	r2, [pc, #132]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004940:	430b      	orrs	r3, r1
 8004942:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004946:	e003      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004948:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800494c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004950:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004958:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800495c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004960:	2300      	movs	r3, #0
 8004962:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004966:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800496a:	460b      	mov	r3, r1
 800496c:	4313      	orrs	r3, r2
 800496e:	d055      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8004970:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004974:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004976:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800497a:	d033      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x680>
 800497c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004980:	d82c      	bhi.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004982:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004986:	d02f      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004988:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800498c:	d826      	bhi.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x678>
 800498e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004992:	d02b      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004994:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004998:	d820      	bhi.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x678>
 800499a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800499e:	d013      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80049a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049a4:	d81a      	bhi.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x678>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d022      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80049aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049ae:	d115      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80049b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049b4:	3308      	adds	r3, #8
 80049b6:	4618      	mov	r0, r3
 80049b8:	f004 fbfc 	bl	80091b4 <RCCEx_PLL2_Config>
 80049bc:	4603      	mov	r3, r0
 80049be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80049c2:	e016      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80049c4:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049cc:	3330      	adds	r3, #48	@ 0x30
 80049ce:	4618      	mov	r0, r3
 80049d0:	f004 fc88 	bl	80092e4 <RCCEx_PLL3_Config>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80049da:	e00a      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80049e2:	e006      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80049e4:	bf00      	nop
 80049e6:	e004      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80049e8:	bf00      	nop
 80049ea:	e002      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80049ec:	bf00      	nop
 80049ee:	e000      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80049f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10c      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 80049fa:	4bbb      	ldr	r3, [pc, #748]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80049fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a00:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004a04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a0a:	4ab7      	ldr	r2, [pc, #732]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a0c:	430b      	orrs	r3, r1
 8004a0e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a12:	e003      	b.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a14:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a18:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8004a1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a24:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004a28:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004a32:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004a36:	460b      	mov	r3, r1
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	d053      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8004a3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a42:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004a46:	d031      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004a48:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004a4c:	d82a      	bhi.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a52:	d02d      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004a54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a58:	d824      	bhi.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a5e:	d029      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004a60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a64:	d81e      	bhi.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a6a:	d011      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8004a6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a70:	d818      	bhi.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d020      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8004a76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a7a:	d113      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a80:	3308      	adds	r3, #8
 8004a82:	4618      	mov	r0, r3
 8004a84:	f004 fb96 	bl	80091b4 <RCCEx_PLL2_Config>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004a8e:	e014      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a94:	3330      	adds	r3, #48	@ 0x30
 8004a96:	4618      	mov	r0, r3
 8004a98:	f004 fc24 	bl	80092e4 <RCCEx_PLL3_Config>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004aa2:	e00a      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004aaa:	e006      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004aac:	bf00      	nop
 8004aae:	e004      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004ab0:	bf00      	nop
 8004ab2:	e002      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004ab4:	bf00      	nop
 8004ab6:	e000      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004ab8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10c      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004ac2:	4b89      	ldr	r3, [pc, #548]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004ac4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ac8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004acc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ad0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ad2:	4a85      	ldr	r2, [pc, #532]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004ad4:	430b      	orrs	r3, r1
 8004ad6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004ada:	e003      	b.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004adc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ae0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004ae4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aec:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004af0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004af4:	2300      	movs	r3, #0
 8004af6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004afa:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004afe:	460b      	mov	r3, r1
 8004b00:	4313      	orrs	r3, r2
 8004b02:	d055      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004b04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b0c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004b10:	d031      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004b12:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004b16:	d82a      	bhi.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b1c:	d02d      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004b1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b22:	d824      	bhi.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b24:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004b28:	d029      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004b2a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004b2e:	d81e      	bhi.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b34:	d011      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004b36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b3a:	d818      	bhi.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d020      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b44:	d113      	bne.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b4a:	3308      	adds	r3, #8
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f004 fb31 	bl	80091b4 <RCCEx_PLL2_Config>
 8004b52:	4603      	mov	r3, r0
 8004b54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004b58:	e014      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b5e:	3330      	adds	r3, #48	@ 0x30
 8004b60:	4618      	mov	r0, r3
 8004b62:	f004 fbbf 	bl	80092e4 <RCCEx_PLL3_Config>
 8004b66:	4603      	mov	r3, r0
 8004b68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004b6c:	e00a      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b74:	e006      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b76:	bf00      	nop
 8004b78:	e004      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b7a:	bf00      	nop
 8004b7c:	e002      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b7e:	bf00      	nop
 8004b80:	e000      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10d      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8004b8c:	4b56      	ldr	r3, [pc, #344]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b92:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8004b96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b9e:	4a52      	ldr	r2, [pc, #328]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004ba6:	e003      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8004bb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004bbc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004bc6:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004bca:	460b      	mov	r3, r1
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	d044      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004bd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bd8:	2b05      	cmp	r3, #5
 8004bda:	d823      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004be4 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be2:	bf00      	nop
 8004be4:	08004c2d 	.word	0x08004c2d
 8004be8:	08004bfd 	.word	0x08004bfd
 8004bec:	08004c11 	.word	0x08004c11
 8004bf0:	08004c2d 	.word	0x08004c2d
 8004bf4:	08004c2d 	.word	0x08004c2d
 8004bf8:	08004c2d 	.word	0x08004c2d
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c00:	3308      	adds	r3, #8
 8004c02:	4618      	mov	r0, r3
 8004c04:	f004 fad6 	bl	80091b4 <RCCEx_PLL2_Config>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004c0e:	e00e      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c14:	3330      	adds	r3, #48	@ 0x30
 8004c16:	4618      	mov	r0, r3
 8004c18:	f004 fb64 	bl	80092e4 <RCCEx_PLL3_Config>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004c22:	e004      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c2a:	e000      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004c2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10d      	bne.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004c36:	4b2c      	ldr	r3, [pc, #176]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004c3c:	f023 0107 	bic.w	r1, r3, #7
 8004c40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c48:	4a27      	ldr	r2, [pc, #156]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c4a:	430b      	orrs	r3, r1
 8004c4c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004c50:	e003      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c56:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004c5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c62:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004c66:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004c70:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004c74:	460b      	mov	r3, r1
 8004c76:	4313      	orrs	r3, r2
 8004c78:	d04f      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004c7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c82:	2b50      	cmp	r3, #80	@ 0x50
 8004c84:	d029      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004c86:	2b50      	cmp	r3, #80	@ 0x50
 8004c88:	d823      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c8a:	2b40      	cmp	r3, #64	@ 0x40
 8004c8c:	d027      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004c8e:	2b40      	cmp	r3, #64	@ 0x40
 8004c90:	d81f      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c92:	2b30      	cmp	r3, #48	@ 0x30
 8004c94:	d025      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004c96:	2b30      	cmp	r3, #48	@ 0x30
 8004c98:	d81b      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c9a:	2b20      	cmp	r3, #32
 8004c9c:	d00f      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004c9e:	2b20      	cmp	r3, #32
 8004ca0:	d817      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d022      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004ca6:	2b10      	cmp	r3, #16
 8004ca8:	d113      	bne.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004caa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cae:	3308      	adds	r3, #8
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f004 fa7f 	bl	80091b4 <RCCEx_PLL2_Config>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004cbc:	e017      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004cbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cc2:	3330      	adds	r3, #48	@ 0x30
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f004 fb0d 	bl	80092e4 <RCCEx_PLL3_Config>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004cd0:	e00d      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004cd8:	e009      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004cda:	bf00      	nop
 8004cdc:	e007      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004cde:	bf00      	nop
 8004ce0:	e005      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004ce2:	bf00      	nop
 8004ce4:	e003      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004ce6:	bf00      	nop
 8004ce8:	44020c00 	.word	0x44020c00
        break;
 8004cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10d      	bne.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004cf6:	4baf      	ldr	r3, [pc, #700]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004cf8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004cfc:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004d00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d08:	4aaa      	ldr	r2, [pc, #680]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004d10:	e003      	b.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d16:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d22:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d26:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d30:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4313      	orrs	r3, r2
 8004d38:	d055      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004d3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d42:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d46:	d031      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004d48:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d4c:	d82a      	bhi.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d52:	d02d      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004d54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d58:	d824      	bhi.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d5e:	d029      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004d60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d64:	d81e      	bhi.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d6a:	d011      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004d6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d70:	d818      	bhi.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d020      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004d76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d7a:	d113      	bne.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d80:	3308      	adds	r3, #8
 8004d82:	4618      	mov	r0, r3
 8004d84:	f004 fa16 	bl	80091b4 <RCCEx_PLL2_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004d8e:	e014      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d94:	3330      	adds	r3, #48	@ 0x30
 8004d96:	4618      	mov	r0, r3
 8004d98:	f004 faa4 	bl	80092e4 <RCCEx_PLL3_Config>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004da2:	e00a      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004daa:	e006      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004dac:	bf00      	nop
 8004dae:	e004      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004db0:	bf00      	nop
 8004db2:	e002      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004db4:	bf00      	nop
 8004db6:	e000      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004db8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d10d      	bne.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004dc2:	4b7c      	ldr	r3, [pc, #496]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dc8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004dcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dd4:	4a77      	ldr	r2, [pc, #476]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ddc:	e003      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004de2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004de6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004df2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004df6:	2300      	movs	r3, #0
 8004df8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004dfc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004e00:	460b      	mov	r3, r1
 8004e02:	4313      	orrs	r3, r2
 8004e04:	d03d      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004e06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e12:	d01b      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004e14:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e18:	d814      	bhi.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004e1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e1e:	d017      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004e20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e24:	d80e      	bhi.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d014      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e2e:	d109      	bne.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e34:	3330      	adds	r3, #48	@ 0x30
 8004e36:	4618      	mov	r0, r3
 8004e38:	f004 fa54 	bl	80092e4 <RCCEx_PLL3_Config>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004e42:	e008      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e4a:	e004      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004e4c:	bf00      	nop
 8004e4e:	e002      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004e50:	bf00      	nop
 8004e52:	e000      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10d      	bne.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004e5e:	4b55      	ldr	r3, [pc, #340]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e60:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e64:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e70:	4a50      	ldr	r2, [pc, #320]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e72:	430b      	orrs	r3, r1
 8004e74:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004e78:	e003      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004e8e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e92:	2300      	movs	r3, #0
 8004e94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e98:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	d03d      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004ea2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eaa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004eae:	d01b      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8004eb0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004eb4:	d814      	bhi.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004eb6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004eba:	d017      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004ebc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ec0:	d80e      	bhi.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d014      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8004ec6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004eca:	d109      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ecc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ed0:	3330      	adds	r3, #48	@ 0x30
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f004 fa06 	bl	80092e4 <RCCEx_PLL3_Config>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004ede:	e008      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ee6:	e004      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004ee8:	bf00      	nop
 8004eea:	e002      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004eec:	bf00      	nop
 8004eee:	e000      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004ef0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ef2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10d      	bne.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004efa:	4b2e      	ldr	r3, [pc, #184]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004efc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f00:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004f04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f0c:	4a29      	ldr	r2, [pc, #164]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f0e:	430b      	orrs	r3, r1
 8004f10:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f14:	e003      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f1a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f26:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004f2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f2e:	2300      	movs	r3, #0
 8004f30:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004f34:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f38:	460b      	mov	r3, r1
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	d040      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004f3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f4a:	d01b      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004f4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f50:	d814      	bhi.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004f52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f56:	d017      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004f58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f5c:	d80e      	bhi.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d014      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004f62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f66:	d109      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f6c:	3330      	adds	r3, #48	@ 0x30
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f004 f9b8 	bl	80092e4 <RCCEx_PLL3_Config>
 8004f74:	4603      	mov	r3, r0
 8004f76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8004f7a:	e008      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f82:	e004      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004f84:	bf00      	nop
 8004f86:	e002      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004f88:	bf00      	nop
 8004f8a:	e000      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d110      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004f96:	4b07      	ldr	r3, [pc, #28]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f9c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004fa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fa8:	4a02      	ldr	r2, [pc, #8]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004faa:	430b      	orrs	r3, r1
 8004fac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fb0:	e006      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8004fb2:	bf00      	nop
 8004fb4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fbc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc8:	2100      	movs	r1, #0
 8004fca:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004fce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004fd6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	d03d      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8004fe0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fe4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fe8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004fec:	d01b      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004fee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ff2:	d814      	bhi.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004ff4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ff8:	d017      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8004ffa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ffe:	d80e      	bhi.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005000:	2b00      	cmp	r3, #0
 8005002:	d014      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005004:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005008:	d109      	bne.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800500a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800500e:	3330      	adds	r3, #48	@ 0x30
 8005010:	4618      	mov	r0, r3
 8005012:	f004 f967 	bl	80092e4 <RCCEx_PLL3_Config>
 8005016:	4603      	mov	r3, r0
 8005018:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 800501c:	e008      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005024:	e004      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005026:	bf00      	nop
 8005028:	e002      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800502a:	bf00      	nop
 800502c:	e000      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800502e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005030:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10d      	bne.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005038:	4bbe      	ldr	r3, [pc, #760]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800503a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800503e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005046:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800504a:	4aba      	ldr	r2, [pc, #744]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800504c:	430b      	orrs	r3, r1
 800504e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005052:	e003      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005054:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005058:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800505c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005064:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005068:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800506c:	2300      	movs	r3, #0
 800506e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005072:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005076:	460b      	mov	r3, r1
 8005078:	4313      	orrs	r3, r2
 800507a:	d035      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 800507c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005080:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005084:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005088:	d015      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800508a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800508e:	d80e      	bhi.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005090:	2b00      	cmp	r3, #0
 8005092:	d012      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8005094:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005098:	d109      	bne.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800509a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800509e:	3330      	adds	r3, #48	@ 0x30
 80050a0:	4618      	mov	r0, r3
 80050a2:	f004 f91f 	bl	80092e4 <RCCEx_PLL3_Config>
 80050a6:	4603      	mov	r3, r0
 80050a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80050ac:	e006      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050b4:	e002      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80050b6:	bf00      	nop
 80050b8:	e000      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80050ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10d      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80050c4:	4b9b      	ldr	r3, [pc, #620]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050ca:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80050ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050d6:	4a97      	ldr	r2, [pc, #604]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050d8:	430b      	orrs	r3, r1
 80050da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80050de:	e003      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80050e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	2100      	movs	r1, #0
 80050f2:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 80050f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050fe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005102:	460b      	mov	r3, r1
 8005104:	4313      	orrs	r3, r2
 8005106:	d00e      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005108:	4b8a      	ldr	r3, [pc, #552]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	4a89      	ldr	r2, [pc, #548]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800510e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005112:	61d3      	str	r3, [r2, #28]
 8005114:	4b87      	ldr	r3, [pc, #540]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005116:	69d9      	ldr	r1, [r3, #28]
 8005118:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800511c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005120:	4a84      	ldr	r2, [pc, #528]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005122:	430b      	orrs	r3, r1
 8005124:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005126:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800512a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005132:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005136:	2300      	movs	r3, #0
 8005138:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800513c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005140:	460b      	mov	r3, r1
 8005142:	4313      	orrs	r3, r2
 8005144:	d055      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005146:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800514a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800514e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005152:	d031      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8005154:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005158:	d82a      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800515a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800515e:	d02d      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8005160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005164:	d824      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005166:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800516a:	d029      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 800516c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005170:	d81e      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005176:	d011      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8005178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800517c:	d818      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800517e:	2b00      	cmp	r3, #0
 8005180:	d020      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8005182:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005186:	d113      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005188:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800518c:	3308      	adds	r3, #8
 800518e:	4618      	mov	r0, r3
 8005190:	f004 f810 	bl	80091b4 <RCCEx_PLL2_Config>
 8005194:	4603      	mov	r3, r0
 8005196:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800519a:	e014      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800519c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051a0:	3330      	adds	r3, #48	@ 0x30
 80051a2:	4618      	mov	r0, r3
 80051a4:	f004 f89e 	bl	80092e4 <RCCEx_PLL3_Config>
 80051a8:	4603      	mov	r3, r0
 80051aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80051ae:	e00a      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051b6:	e006      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051b8:	bf00      	nop
 80051ba:	e004      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051bc:	bf00      	nop
 80051be:	e002      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051c0:	bf00      	nop
 80051c2:	e000      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10d      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80051ce:	4b59      	ldr	r3, [pc, #356]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80051d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051d4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80051d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051e0:	4a54      	ldr	r2, [pc, #336]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80051e2:	430b      	orrs	r3, r1
 80051e4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80051e8:	e003      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80051f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051fa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80051fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005202:	2300      	movs	r3, #0
 8005204:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005208:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800520c:	460b      	mov	r3, r1
 800520e:	4313      	orrs	r3, r2
 8005210:	d055      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005212:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005216:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800521a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800521e:	d031      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8005220:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005224:	d82a      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005226:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800522a:	d02d      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800522c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005230:	d824      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005232:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005236:	d029      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005238:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800523c:	d81e      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800523e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005242:	d011      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005244:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005248:	d818      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800524a:	2b00      	cmp	r3, #0
 800524c:	d020      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800524e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005252:	d113      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005254:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005258:	3308      	adds	r3, #8
 800525a:	4618      	mov	r0, r3
 800525c:	f003 ffaa 	bl	80091b4 <RCCEx_PLL2_Config>
 8005260:	4603      	mov	r3, r0
 8005262:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005266:	e014      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005268:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800526c:	3330      	adds	r3, #48	@ 0x30
 800526e:	4618      	mov	r0, r3
 8005270:	f004 f838 	bl	80092e4 <RCCEx_PLL3_Config>
 8005274:	4603      	mov	r3, r0
 8005276:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800527a:	e00a      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005282:	e006      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005284:	bf00      	nop
 8005286:	e004      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005288:	bf00      	nop
 800528a:	e002      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800528c:	bf00      	nop
 800528e:	e000      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005290:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005292:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10d      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800529a:	4b26      	ldr	r3, [pc, #152]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800529c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80052a0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80052a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052a8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80052ac:	4a21      	ldr	r2, [pc, #132]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80052ae:	430b      	orrs	r3, r1
 80052b0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80052b4:	e003      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80052be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c6:	2100      	movs	r1, #0
 80052c8:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 80052cc:	f003 0320 	and.w	r3, r3, #32
 80052d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80052d8:	460b      	mov	r3, r1
 80052da:	4313      	orrs	r3, r2
 80052dc:	d057      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 80052de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80052e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052ea:	d033      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 80052ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052f0:	d82c      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80052f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052f6:	d02f      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80052f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052fc:	d826      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80052fe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005302:	d02b      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005304:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005308:	d820      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800530a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800530e:	d013      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005310:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005314:	d81a      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005316:	2b00      	cmp	r3, #0
 8005318:	d022      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800531a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800531e:	d115      	bne.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005320:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005324:	3308      	adds	r3, #8
 8005326:	4618      	mov	r0, r3
 8005328:	f003 ff44 	bl	80091b4 <RCCEx_PLL2_Config>
 800532c:	4603      	mov	r3, r0
 800532e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005332:	e016      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005334:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005338:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800533c:	3330      	adds	r3, #48	@ 0x30
 800533e:	4618      	mov	r0, r3
 8005340:	f003 ffd0 	bl	80092e4 <RCCEx_PLL3_Config>
 8005344:	4603      	mov	r3, r0
 8005346:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800534a:	e00a      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005352:	e006      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005354:	bf00      	nop
 8005356:	e004      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005358:	bf00      	nop
 800535a:	e002      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800535c:	bf00      	nop
 800535e:	e000      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005360:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005362:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10d      	bne.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800536a:	4bbb      	ldr	r3, [pc, #748]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800536c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005370:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005374:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005378:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800537c:	4ab6      	ldr	r2, [pc, #728]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800537e:	430b      	orrs	r3, r1
 8005380:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005384:	e003      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005386:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800538a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800538e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005396:	2100      	movs	r1, #0
 8005398:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800539c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80053a4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80053a8:	460b      	mov	r3, r1
 80053aa:	4313      	orrs	r3, r2
 80053ac:	d055      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80053ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80053b6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80053ba:	d031      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80053bc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80053c0:	d82a      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80053c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053c6:	d02d      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80053c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053cc:	d824      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80053ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80053d2:	d029      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80053d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80053d8:	d81e      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80053da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053de:	d011      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 80053e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053e4:	d818      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d020      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80053ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053ee:	d113      	bne.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053f4:	3308      	adds	r3, #8
 80053f6:	4618      	mov	r0, r3
 80053f8:	f003 fedc 	bl	80091b4 <RCCEx_PLL2_Config>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005402:	e014      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005404:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005408:	3330      	adds	r3, #48	@ 0x30
 800540a:	4618      	mov	r0, r3
 800540c:	f003 ff6a 	bl	80092e4 <RCCEx_PLL3_Config>
 8005410:	4603      	mov	r3, r0
 8005412:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005416:	e00a      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800541e:	e006      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005420:	bf00      	nop
 8005422:	e004      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005424:	bf00      	nop
 8005426:	e002      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005428:	bf00      	nop
 800542a:	e000      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800542c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800542e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10d      	bne.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005436:	4b88      	ldr	r3, [pc, #544]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005438:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800543c:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005444:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005448:	4a83      	ldr	r2, [pc, #524]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800544a:	430b      	orrs	r3, r1
 800544c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005450:	e003      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005452:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005456:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800545a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800545e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005462:	2100      	movs	r1, #0
 8005464:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800546c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005470:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005474:	460b      	mov	r3, r1
 8005476:	4313      	orrs	r3, r2
 8005478:	d055      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800547a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800547e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005482:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005486:	d031      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8005488:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800548c:	d82a      	bhi.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800548e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005492:	d02d      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005494:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005498:	d824      	bhi.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800549a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800549e:	d029      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80054a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054a4:	d81e      	bhi.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80054a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054aa:	d011      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80054ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054b0:	d818      	bhi.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d020      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80054b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054ba:	d113      	bne.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054c0:	3308      	adds	r3, #8
 80054c2:	4618      	mov	r0, r3
 80054c4:	f003 fe76 	bl	80091b4 <RCCEx_PLL2_Config>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80054ce:	e014      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054d4:	3330      	adds	r3, #48	@ 0x30
 80054d6:	4618      	mov	r0, r3
 80054d8:	f003 ff04 	bl	80092e4 <RCCEx_PLL3_Config>
 80054dc:	4603      	mov	r3, r0
 80054de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80054e2:	e00a      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80054ea:	e006      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80054ec:	bf00      	nop
 80054ee:	e004      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80054f0:	bf00      	nop
 80054f2:	e002      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80054f4:	bf00      	nop
 80054f6:	e000      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80054f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10d      	bne.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005502:	4b55      	ldr	r3, [pc, #340]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005504:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005508:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800550c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005510:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005514:	4a50      	ldr	r2, [pc, #320]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005516:	430b      	orrs	r3, r1
 8005518:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800551c:	e003      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800551e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005522:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005526:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552e:	2100      	movs	r1, #0
 8005530:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005538:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800553c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005540:	460b      	mov	r3, r1
 8005542:	4313      	orrs	r3, r2
 8005544:	d055      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005546:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800554a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800554e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005552:	d031      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005554:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005558:	d82a      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800555a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555e:	d02d      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005564:	d824      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005566:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800556a:	d029      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 800556c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005570:	d81e      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005576:	d011      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8005578:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800557c:	d818      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800557e:	2b00      	cmp	r3, #0
 8005580:	d020      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005582:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005586:	d113      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005588:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800558c:	3308      	adds	r3, #8
 800558e:	4618      	mov	r0, r3
 8005590:	f003 fe10 	bl	80091b4 <RCCEx_PLL2_Config>
 8005594:	4603      	mov	r3, r0
 8005596:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800559a:	e014      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800559c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055a0:	3330      	adds	r3, #48	@ 0x30
 80055a2:	4618      	mov	r0, r3
 80055a4:	f003 fe9e 	bl	80092e4 <RCCEx_PLL3_Config>
 80055a8:	4603      	mov	r3, r0
 80055aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80055ae:	e00a      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055b6:	e006      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055b8:	bf00      	nop
 80055ba:	e004      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055bc:	bf00      	nop
 80055be:	e002      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055c0:	bf00      	nop
 80055c2:	e000      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10d      	bne.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80055ce:	4b22      	ldr	r3, [pc, #136]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80055d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80055d4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80055d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055dc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80055e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80055e2:	430b      	orrs	r3, r1
 80055e4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80055e8:	e003      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fa:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80055fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005602:	2300      	movs	r3, #0
 8005604:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005608:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800560c:	460b      	mov	r3, r1
 800560e:	4313      	orrs	r3, r2
 8005610:	d055      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005612:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005616:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800561a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800561e:	d035      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005620:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005624:	d82e      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005626:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800562a:	d031      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800562c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005630:	d828      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005632:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005636:	d01b      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800563c:	d822      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800563e:	2b00      	cmp	r3, #0
 8005640:	d003      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005646:	d009      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005648:	e01c      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800564a:	4b03      	ldr	r3, [pc, #12]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800564c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564e:	4a02      	ldr	r2, [pc, #8]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005654:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005656:	e01c      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8005658:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800565c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005660:	3308      	adds	r3, #8
 8005662:	4618      	mov	r0, r3
 8005664:	f003 fda6 	bl	80091b4 <RCCEx_PLL2_Config>
 8005668:	4603      	mov	r3, r0
 800566a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800566e:	e010      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005670:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005674:	3330      	adds	r3, #48	@ 0x30
 8005676:	4618      	mov	r0, r3
 8005678:	f003 fe34 	bl	80092e4 <RCCEx_PLL3_Config>
 800567c:	4603      	mov	r3, r0
 800567e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005682:	e006      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800568a:	e002      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800568c:	bf00      	nop
 800568e:	e000      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005692:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10d      	bne.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800569a:	4bc3      	ldr	r3, [pc, #780]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800569c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80056a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80056ac:	4abe      	ldr	r2, [pc, #760]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056ae:	430b      	orrs	r3, r1
 80056b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80056b4:	e003      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80056be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c6:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80056ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056ce:	2300      	movs	r3, #0
 80056d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056d4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80056d8:	460b      	mov	r3, r1
 80056da:	4313      	orrs	r3, r2
 80056dc:	d051      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80056de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80056e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056ea:	d033      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80056ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056f0:	d82c      	bhi.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80056f2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80056f6:	d02d      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80056f8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80056fc:	d826      	bhi.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80056fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005702:	d019      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005704:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005708:	d820      	bhi.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800570e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005712:	d007      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005714:	e01a      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005716:	4ba4      	ldr	r3, [pc, #656]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571a:	4aa3      	ldr	r2, [pc, #652]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800571c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005720:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005722:	e018      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005724:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005728:	3308      	adds	r3, #8
 800572a:	4618      	mov	r0, r3
 800572c:	f003 fd42 	bl	80091b4 <RCCEx_PLL2_Config>
 8005730:	4603      	mov	r3, r0
 8005732:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005736:	e00e      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005738:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800573c:	3330      	adds	r3, #48	@ 0x30
 800573e:	4618      	mov	r0, r3
 8005740:	f003 fdd0 	bl	80092e4 <RCCEx_PLL3_Config>
 8005744:	4603      	mov	r3, r0
 8005746:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800574a:	e004      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005752:	e000      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005756:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10d      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800575e:	4b92      	ldr	r3, [pc, #584]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005760:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005764:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8005768:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800576c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005770:	4a8d      	ldr	r2, [pc, #564]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005772:	430b      	orrs	r3, r1
 8005774:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005778:	e003      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800577a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800577e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005782:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800578e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005790:	2300      	movs	r3, #0
 8005792:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005794:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005798:	460b      	mov	r3, r1
 800579a:	4313      	orrs	r3, r2
 800579c:	d032      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800579e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80057a6:	2b05      	cmp	r3, #5
 80057a8:	d80f      	bhi.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80057aa:	2b03      	cmp	r3, #3
 80057ac:	d211      	bcs.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d911      	bls.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d109      	bne.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057ba:	3308      	adds	r3, #8
 80057bc:	4618      	mov	r0, r3
 80057be:	f003 fcf9 	bl	80091b4 <RCCEx_PLL2_Config>
 80057c2:	4603      	mov	r3, r0
 80057c4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057c8:	e006      	b.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057d0:	e002      	b.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80057d2:	bf00      	nop
 80057d4:	e000      	b.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80057d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10d      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80057e0:	4b71      	ldr	r3, [pc, #452]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057e6:	f023 0107 	bic.w	r1, r3, #7
 80057ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80057f2:	4a6d      	ldr	r2, [pc, #436]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057f4:	430b      	orrs	r3, r1
 80057f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80057fa:	e003      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005800:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005804:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	2100      	movs	r1, #0
 800580e:	6739      	str	r1, [r7, #112]	@ 0x70
 8005810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005814:	677b      	str	r3, [r7, #116]	@ 0x74
 8005816:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800581a:	460b      	mov	r3, r1
 800581c:	4313      	orrs	r3, r2
 800581e:	d024      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005820:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005824:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800582c:	2b08      	cmp	r3, #8
 800582e:	d005      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005836:	e002      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005838:	bf00      	nop
 800583a:	e000      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800583c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800583e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10d      	bne.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005846:	4b58      	ldr	r3, [pc, #352]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005848:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800584c:	f023 0108 	bic.w	r1, r3, #8
 8005850:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005854:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005858:	4a53      	ldr	r2, [pc, #332]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800585a:	430b      	orrs	r3, r1
 800585c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005860:	e003      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005862:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005866:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800586a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800586e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005872:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005876:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005878:	2300      	movs	r3, #0
 800587a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800587c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005880:	460b      	mov	r3, r1
 8005882:	4313      	orrs	r3, r2
 8005884:	f000 80b9 	beq.w	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005888:	4b48      	ldr	r3, [pc, #288]	@ (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800588a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588c:	4a47      	ldr	r2, [pc, #284]	@ (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800588e:	f043 0301 	orr.w	r3, r3, #1
 8005892:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005894:	f7fb ff74 	bl	8001780 <HAL_GetTick>
 8005898:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800589c:	e00b      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800589e:	f7fb ff6f 	bl	8001780 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d903      	bls.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058b4:	e005      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80058b6:	4b3d      	ldr	r3, [pc, #244]	@ (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80058b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0ed      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 80058c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f040 8093 	bne.w	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058cc:	4b36      	ldr	r3, [pc, #216]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058d6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80058da:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d023      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 80058e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058e6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 80058ea:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d01b      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80058f2:	4b2d      	ldr	r3, [pc, #180]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058fc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005900:	4b29      	ldr	r3, [pc, #164]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005902:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005906:	4a28      	ldr	r2, [pc, #160]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800590c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005910:	4b25      	ldr	r3, [pc, #148]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005912:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005916:	4a24      	ldr	r2, [pc, #144]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800591c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005920:	4a21      	ldr	r2, [pc, #132]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005922:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005926:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800592a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d019      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005936:	f7fb ff23 	bl	8001780 <HAL_GetTick>
 800593a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800593e:	e00d      	b.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005940:	f7fb ff1e 	bl	8001780 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800594a:	1ad2      	subs	r2, r2, r3
 800594c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005950:	429a      	cmp	r2, r3
 8005952:	d903      	bls.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800595a:	e006      	b.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800595c:	4b12      	ldr	r3, [pc, #72]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800595e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0ea      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800596a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800596e:	2b00      	cmp	r3, #0
 8005970:	d13a      	bne.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005972:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005976:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800597a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800597e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005982:	d115      	bne.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8005984:	4b08      	ldr	r3, [pc, #32]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800598c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005990:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005994:	091b      	lsrs	r3, r3, #4
 8005996:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800599a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800599e:	4a02      	ldr	r2, [pc, #8]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059a0:	430b      	orrs	r3, r1
 80059a2:	61d3      	str	r3, [r2, #28]
 80059a4:	e00a      	b.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80059a6:	bf00      	nop
 80059a8:	44020c00 	.word	0x44020c00
 80059ac:	44020800 	.word	0x44020800
 80059b0:	4b9f      	ldr	r3, [pc, #636]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059b2:	69db      	ldr	r3, [r3, #28]
 80059b4:	4a9e      	ldr	r2, [pc, #632]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059b6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80059ba:	61d3      	str	r3, [r2, #28]
 80059bc:	4b9c      	ldr	r3, [pc, #624]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059c2:	4a9b      	ldr	r2, [pc, #620]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059cc:	4b98      	ldr	r3, [pc, #608]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059ce:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80059d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80059da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059de:	4a94      	ldr	r2, [pc, #592]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059e0:	430b      	orrs	r3, r1
 80059e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059e6:	e008      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 80059f0:	e003      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80059fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a02:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005a06:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a08:	2300      	movs	r3, #0
 8005a0a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a0c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005a10:	460b      	mov	r3, r1
 8005a12:	4313      	orrs	r3, r2
 8005a14:	d035      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005a16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a1a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005a1e:	2b30      	cmp	r3, #48	@ 0x30
 8005a20:	d014      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005a22:	2b30      	cmp	r3, #48	@ 0x30
 8005a24:	d80e      	bhi.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005a26:	2b20      	cmp	r3, #32
 8005a28:	d012      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8005a2a:	2b20      	cmp	r3, #32
 8005a2c:	d80a      	bhi.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d010      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005a32:	2b10      	cmp	r3, #16
 8005a34:	d106      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a36:	4b7e      	ldr	r3, [pc, #504]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3a:	4a7d      	ldr	r2, [pc, #500]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a40:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005a42:	e008      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a4a:	e004      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005a4c:	bf00      	nop
 8005a4e:	e002      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005a50:	bf00      	nop
 8005a52:	e000      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10d      	bne.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005a5e:	4b74      	ldr	r3, [pc, #464]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a64:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005a68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a6c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005a70:	4a6f      	ldr	r2, [pc, #444]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a72:	430b      	orrs	r3, r1
 8005a74:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005a78:	e003      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005a82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a8a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005a8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a90:	2300      	movs	r3, #0
 8005a92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a94:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	d033      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005a9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aa2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8005aaa:	2b40      	cmp	r3, #64	@ 0x40
 8005aac:	d007      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8005aae:	e010      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ab0:	4b5f      	ldr	r3, [pc, #380]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab4:	4a5e      	ldr	r2, [pc, #376]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ab6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aba:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005abc:	e00d      	b.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005abe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ac2:	3308      	adds	r3, #8
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f003 fb75 	bl	80091b4 <RCCEx_PLL2_Config>
 8005aca:	4603      	mov	r3, r0
 8005acc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005ad0:	e003      	b.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ad8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ada:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10d      	bne.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005ae2:	4b53      	ldr	r3, [pc, #332]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ae4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ae8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005aec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005af0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005af4:	4a4e      	ldr	r2, [pc, #312]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005af6:	430b      	orrs	r3, r1
 8005af8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005afc:	e003      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005afe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b02:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005b12:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b14:	2300      	movs	r3, #0
 8005b16:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b18:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	d033      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005b22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b26:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d002      	beq.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005b2e:	2b80      	cmp	r3, #128	@ 0x80
 8005b30:	d007      	beq.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005b32:	e010      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b34:	4b3e      	ldr	r3, [pc, #248]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b38:	4a3d      	ldr	r2, [pc, #244]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b3e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005b40:	e00d      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b46:	3308      	adds	r3, #8
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f003 fb33 	bl	80091b4 <RCCEx_PLL2_Config>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005b54:	e003      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10d      	bne.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005b66:	4b32      	ldr	r3, [pc, #200]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b6c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005b70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b74:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005b78:	4a2d      	ldr	r2, [pc, #180]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b7a:	430b      	orrs	r3, r1
 8005b7c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b80:	e003      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005b8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b92:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005b96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b98:	2300      	movs	r3, #0
 8005b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b9c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	d04a      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005ba6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	d827      	bhi.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8005bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8005bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb8:	08005bcd 	.word	0x08005bcd
 8005bbc:	08005bdb 	.word	0x08005bdb
 8005bc0:	08005bef 	.word	0x08005bef
 8005bc4:	08005c0b 	.word	0x08005c0b
 8005bc8:	08005c0b 	.word	0x08005c0b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bcc:	4b18      	ldr	r3, [pc, #96]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd0:	4a17      	ldr	r2, [pc, #92]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bd6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005bd8:	e018      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005bda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bde:	3308      	adds	r3, #8
 8005be0:	4618      	mov	r0, r3
 8005be2:	f003 fae7 	bl	80091b4 <RCCEx_PLL2_Config>
 8005be6:	4603      	mov	r3, r0
 8005be8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005bec:	e00e      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005bee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bf2:	3330      	adds	r3, #48	@ 0x30
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f003 fb75 	bl	80092e4 <RCCEx_PLL3_Config>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005c00:	e004      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c08:	e000      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005c0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c0c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d10f      	bne.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005c14:	4b06      	ldr	r3, [pc, #24]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c1a:	f023 0107 	bic.w	r1, r3, #7
 8005c1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c26:	4a02      	ldr	r2, [pc, #8]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c28:	430b      	orrs	r3, r1
 8005c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005c2e:	e005      	b.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005c30:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c38:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c44:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005c48:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c4e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c52:	460b      	mov	r3, r1
 8005c54:	4313      	orrs	r3, r2
 8005c56:	f000 8081 	beq.w	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005c5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c62:	2b20      	cmp	r3, #32
 8005c64:	d85f      	bhi.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005c66:	a201      	add	r2, pc, #4	@ (adr r2, 8005c6c <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6c:	08005cf1 	.word	0x08005cf1
 8005c70:	08005d27 	.word	0x08005d27
 8005c74:	08005d27 	.word	0x08005d27
 8005c78:	08005d27 	.word	0x08005d27
 8005c7c:	08005d27 	.word	0x08005d27
 8005c80:	08005d27 	.word	0x08005d27
 8005c84:	08005d27 	.word	0x08005d27
 8005c88:	08005d27 	.word	0x08005d27
 8005c8c:	08005cff 	.word	0x08005cff
 8005c90:	08005d27 	.word	0x08005d27
 8005c94:	08005d27 	.word	0x08005d27
 8005c98:	08005d27 	.word	0x08005d27
 8005c9c:	08005d27 	.word	0x08005d27
 8005ca0:	08005d27 	.word	0x08005d27
 8005ca4:	08005d27 	.word	0x08005d27
 8005ca8:	08005d27 	.word	0x08005d27
 8005cac:	08005d13 	.word	0x08005d13
 8005cb0:	08005d27 	.word	0x08005d27
 8005cb4:	08005d27 	.word	0x08005d27
 8005cb8:	08005d27 	.word	0x08005d27
 8005cbc:	08005d27 	.word	0x08005d27
 8005cc0:	08005d27 	.word	0x08005d27
 8005cc4:	08005d27 	.word	0x08005d27
 8005cc8:	08005d27 	.word	0x08005d27
 8005ccc:	08005d2f 	.word	0x08005d2f
 8005cd0:	08005d27 	.word	0x08005d27
 8005cd4:	08005d27 	.word	0x08005d27
 8005cd8:	08005d27 	.word	0x08005d27
 8005cdc:	08005d27 	.word	0x08005d27
 8005ce0:	08005d27 	.word	0x08005d27
 8005ce4:	08005d27 	.word	0x08005d27
 8005ce8:	08005d27 	.word	0x08005d27
 8005cec:	08005d2f 	.word	0x08005d2f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cf0:	4bab      	ldr	r3, [pc, #684]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf4:	4aaa      	ldr	r2, [pc, #680]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cfa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005cfc:	e018      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005cfe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d02:	3308      	adds	r3, #8
 8005d04:	4618      	mov	r0, r3
 8005d06:	f003 fa55 	bl	80091b4 <RCCEx_PLL2_Config>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005d10:	e00e      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d16:	3330      	adds	r3, #48	@ 0x30
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f003 fae3 	bl	80092e4 <RCCEx_PLL3_Config>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005d24:	e004      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d2c:	e000      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005d2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d30:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10d      	bne.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005d38:	4b99      	ldr	r3, [pc, #612]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d3e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005d42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d46:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d4a:	4a95      	ldr	r2, [pc, #596]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d4c:	430b      	orrs	r3, r1
 8005d4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005d52:	e003      	b.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d54:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d58:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005d5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d64:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005d68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d6e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005d72:	460b      	mov	r3, r1
 8005d74:	4313      	orrs	r3, r2
 8005d76:	d04e      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005d78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d84:	d02e      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8005d86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d8a:	d827      	bhi.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005d8c:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d8e:	d02b      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8005d90:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d92:	d823      	bhi.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005d94:	2b80      	cmp	r3, #128	@ 0x80
 8005d96:	d017      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8005d98:	2b80      	cmp	r3, #128	@ 0x80
 8005d9a:	d81f      	bhi.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d002      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8005da0:	2b40      	cmp	r3, #64	@ 0x40
 8005da2:	d007      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8005da4:	e01a      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005da6:	4b7e      	ldr	r3, [pc, #504]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005daa:	4a7d      	ldr	r2, [pc, #500]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005db0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005db2:	e01a      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005db4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005db8:	3308      	adds	r3, #8
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f003 f9fa 	bl	80091b4 <RCCEx_PLL2_Config>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005dc6:	e010      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005dc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dcc:	3330      	adds	r3, #48	@ 0x30
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f003 fa88 	bl	80092e4 <RCCEx_PLL3_Config>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005dda:	e006      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005de2:	e002      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005de4:	bf00      	nop
 8005de6:	e000      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005de8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10d      	bne.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005df2:	4b6b      	ldr	r3, [pc, #428]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005df8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005dfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e04:	4a66      	ldr	r2, [pc, #408]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e06:	430b      	orrs	r3, r1
 8005e08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e0c:	e003      	b.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e12:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005e16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005e22:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e24:	2300      	movs	r3, #0
 8005e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e28:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	d055      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005e32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e36:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005e3a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005e3e:	d031      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005e40:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005e44:	d82a      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e4a:	d02d      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005e4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e50:	d824      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e52:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e56:	d029      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8005e58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e5c:	d81e      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e62:	d011      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8005e64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e68:	d818      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d020      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8005e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e72:	d113      	bne.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e78:	3308      	adds	r3, #8
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f003 f99a 	bl	80091b4 <RCCEx_PLL2_Config>
 8005e80:	4603      	mov	r3, r0
 8005e82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005e86:	e014      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e8c:	3330      	adds	r3, #48	@ 0x30
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f003 fa28 	bl	80092e4 <RCCEx_PLL3_Config>
 8005e94:	4603      	mov	r3, r0
 8005e96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005e9a:	e00a      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ea2:	e006      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ea4:	bf00      	nop
 8005ea6:	e004      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ea8:	bf00      	nop
 8005eaa:	e002      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005eac:	bf00      	nop
 8005eae:	e000      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eb2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10d      	bne.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005eba:	4b39      	ldr	r3, [pc, #228]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ec0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005ec4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ec8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005ecc:	4a34      	ldr	r2, [pc, #208]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005ece:	430b      	orrs	r3, r1
 8005ed0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005ed4:	e003      	b.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005eda:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8005ede:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005eea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005eec:	2300      	movs	r3, #0
 8005eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ef0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	d058      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8005efa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005efe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f02:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005f06:	d031      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8005f08:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005f0c:	d82a      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f12:	d02d      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8005f14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f18:	d824      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f1a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f1e:	d029      	beq.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8005f20:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f24:	d81e      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f2a:	d011      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8005f2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f30:	d818      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d020      	beq.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8005f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3a:	d113      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f40:	3308      	adds	r3, #8
 8005f42:	4618      	mov	r0, r3
 8005f44:	f003 f936 	bl	80091b4 <RCCEx_PLL2_Config>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005f4e:	e014      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f54:	3330      	adds	r3, #48	@ 0x30
 8005f56:	4618      	mov	r0, r3
 8005f58:	f003 f9c4 	bl	80092e4 <RCCEx_PLL3_Config>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005f62:	e00a      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f6a:	e006      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f6c:	bf00      	nop
 8005f6e:	e004      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f70:	bf00      	nop
 8005f72:	e002      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f74:	bf00      	nop
 8005f76:	e000      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d110      	bne.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8005f82:	4b07      	ldr	r3, [pc, #28]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f88:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005f8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f94:	4902      	ldr	r1, [pc, #8]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005f9c:	e006      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8005f9e:	bf00      	nop
 8005fa0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fa4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fa8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005fac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	6239      	str	r1, [r7, #32]
 8005fb8:	f003 0301 	and.w	r3, r3, #1
 8005fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fbe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	d055      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8005fc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fd0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005fd4:	d031      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8005fd6:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005fda:	d82a      	bhi.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005fdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fe0:	d02d      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8005fe2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fe6:	d824      	bhi.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005fe8:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005fec:	d029      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8005fee:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005ff2:	d81e      	bhi.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ff8:	d011      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8005ffa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ffe:	d818      	bhi.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006000:	2b00      	cmp	r3, #0
 8006002:	d020      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006008:	d113      	bne.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800600a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800600e:	3308      	adds	r3, #8
 8006010:	4618      	mov	r0, r3
 8006012:	f003 f8cf 	bl	80091b4 <RCCEx_PLL2_Config>
 8006016:	4603      	mov	r3, r0
 8006018:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800601c:	e014      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800601e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006022:	3330      	adds	r3, #48	@ 0x30
 8006024:	4618      	mov	r0, r3
 8006026:	f003 f95d 	bl	80092e4 <RCCEx_PLL3_Config>
 800602a:	4603      	mov	r3, r0
 800602c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006030:	e00a      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006038:	e006      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800603a:	bf00      	nop
 800603c:	e004      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800603e:	bf00      	nop
 8006040:	e002      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006042:	bf00      	nop
 8006044:	e000      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006046:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006048:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800604c:	2b00      	cmp	r3, #0
 800604e:	d10d      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8006050:	4b88      	ldr	r3, [pc, #544]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006056:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800605a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800605e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006062:	4984      	ldr	r1, [pc, #528]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006064:	4313      	orrs	r3, r2
 8006066:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800606a:	e003      	b.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800606c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006070:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006074:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607c:	2100      	movs	r1, #0
 800607e:	61b9      	str	r1, [r7, #24]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	61fb      	str	r3, [r7, #28]
 8006086:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800608a:	460b      	mov	r3, r1
 800608c:	4313      	orrs	r3, r2
 800608e:	d03d      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8006090:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006094:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006098:	2b03      	cmp	r3, #3
 800609a:	d81c      	bhi.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 800609c:	a201      	add	r2, pc, #4	@ (adr r2, 80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800609e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a2:	bf00      	nop
 80060a4:	080060df 	.word	0x080060df
 80060a8:	080060b5 	.word	0x080060b5
 80060ac:	080060c3 	.word	0x080060c3
 80060b0:	080060df 	.word	0x080060df
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060b4:	4b6f      	ldr	r3, [pc, #444]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b8:	4a6e      	ldr	r2, [pc, #440]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060be:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80060c0:	e00e      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060c6:	3308      	adds	r3, #8
 80060c8:	4618      	mov	r0, r3
 80060ca:	f003 f873 	bl	80091b4 <RCCEx_PLL2_Config>
 80060ce:	4603      	mov	r3, r0
 80060d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80060d4:	e004      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80060dc:	e000      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 80060de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10d      	bne.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80060e8:	4b62      	ldr	r3, [pc, #392]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80060ee:	f023 0203 	bic.w	r2, r3, #3
 80060f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060f6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80060fa:	495e      	ldr	r1, [pc, #376]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006102:	e003      	b.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006104:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006108:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800610c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006114:	2100      	movs	r1, #0
 8006116:	6139      	str	r1, [r7, #16]
 8006118:	f003 0304 	and.w	r3, r3, #4
 800611c:	617b      	str	r3, [r7, #20]
 800611e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006122:	460b      	mov	r3, r1
 8006124:	4313      	orrs	r3, r2
 8006126:	d03a      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800612c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006130:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006134:	d00e      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8006136:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800613a:	d815      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 800613c:	2b00      	cmp	r3, #0
 800613e:	d017      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8006140:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006144:	d110      	bne.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006146:	4b4b      	ldr	r3, [pc, #300]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614a:	4a4a      	ldr	r2, [pc, #296]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800614c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006150:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006152:	e00e      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006154:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006158:	3308      	adds	r3, #8
 800615a:	4618      	mov	r0, r3
 800615c:	f003 f82a 	bl	80091b4 <RCCEx_PLL2_Config>
 8006160:	4603      	mov	r3, r0
 8006162:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006166:	e004      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800616e:	e000      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8006170:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006172:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10d      	bne.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800617a:	4b3e      	ldr	r3, [pc, #248]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800617c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006180:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006184:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006188:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800618c:	4939      	ldr	r1, [pc, #228]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800618e:	4313      	orrs	r3, r2
 8006190:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006194:	e003      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006196:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800619a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800619e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a6:	2100      	movs	r1, #0
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	f003 0310 	and.w	r3, r3, #16
 80061ae:	60fb      	str	r3, [r7, #12]
 80061b0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80061b4:	460b      	mov	r3, r1
 80061b6:	4313      	orrs	r3, r2
 80061b8:	d038      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80061ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061be:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80061c2:	2b30      	cmp	r3, #48	@ 0x30
 80061c4:	d01b      	beq.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 80061c6:	2b30      	cmp	r3, #48	@ 0x30
 80061c8:	d815      	bhi.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 80061ca:	2b10      	cmp	r3, #16
 80061cc:	d002      	beq.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 80061ce:	2b20      	cmp	r3, #32
 80061d0:	d007      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 80061d2:	e010      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061d4:	4b27      	ldr	r3, [pc, #156]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d8:	4a26      	ldr	r2, [pc, #152]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061de:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80061e0:	e00e      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80061e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061e6:	3330      	adds	r3, #48	@ 0x30
 80061e8:	4618      	mov	r0, r3
 80061ea:	f003 f87b 	bl	80092e4 <RCCEx_PLL3_Config>
 80061ee:	4603      	mov	r3, r0
 80061f0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80061f4:	e004      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80061fc:	e000      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80061fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006200:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10d      	bne.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006208:	4b1a      	ldr	r3, [pc, #104]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800620a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800620e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006212:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006216:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800621a:	4916      	ldr	r1, [pc, #88]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800621c:	4313      	orrs	r3, r2
 800621e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006222:	e003      	b.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006224:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006228:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800622c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006234:	2100      	movs	r1, #0
 8006236:	6039      	str	r1, [r7, #0]
 8006238:	f003 0308 	and.w	r3, r3, #8
 800623c:	607b      	str	r3, [r7, #4]
 800623e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006242:	460b      	mov	r3, r1
 8006244:	4313      	orrs	r3, r2
 8006246:	d00c      	beq.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006248:	4b0a      	ldr	r3, [pc, #40]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800624a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800624e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006252:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006256:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800625a:	4906      	ldr	r1, [pc, #24]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800625c:	4313      	orrs	r3, r2
 800625e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8006262:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8006266:	4618      	mov	r0, r3
 8006268:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800626c:	46bd      	mov	sp, r7
 800626e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006272:	bf00      	nop
 8006274:	44020c00 	.word	0x44020c00

08006278 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8006278:	b480      	push	{r7}
 800627a:	b08b      	sub	sp, #44	@ 0x2c
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006280:	4bae      	ldr	r3, [pc, #696]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006288:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800628a:	4bac      	ldr	r3, [pc, #688]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800628c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628e:	f003 0303 	and.w	r3, r3, #3
 8006292:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006294:	4ba9      	ldr	r3, [pc, #676]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006298:	0a1b      	lsrs	r3, r3, #8
 800629a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800629e:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80062a0:	4ba6      	ldr	r3, [pc, #664]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a4:	091b      	lsrs	r3, r3, #4
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80062ac:	4ba3      	ldr	r3, [pc, #652]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b0:	08db      	lsrs	r3, r3, #3
 80062b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	fb02 f303 	mul.w	r3, r2, r3
 80062bc:	ee07 3a90 	vmov	s15, r3
 80062c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 8126 	beq.w	800651c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	2b03      	cmp	r3, #3
 80062d4:	d053      	beq.n	800637e <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	2b03      	cmp	r3, #3
 80062da:	d86f      	bhi.n	80063bc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d003      	beq.n	80062ea <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d02b      	beq.n	8006340 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80062e8:	e068      	b.n	80063bc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062ea:	4b94      	ldr	r3, [pc, #592]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	08db      	lsrs	r3, r3, #3
 80062f0:	f003 0303 	and.w	r3, r3, #3
 80062f4:	4a92      	ldr	r2, [pc, #584]	@ (8006540 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80062f6:	fa22 f303 	lsr.w	r3, r2, r3
 80062fa:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	ee07 3a90 	vmov	s15, r3
 8006302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	ee07 3a90 	vmov	s15, r3
 800630c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006310:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006314:	6a3b      	ldr	r3, [r7, #32]
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006322:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006544 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800632e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800633e:	e068      	b.n	8006412 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	ee07 3a90 	vmov	s15, r3
 8006346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006548 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800634e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006352:	6a3b      	ldr	r3, [r7, #32]
 8006354:	ee07 3a90 	vmov	s15, r3
 8006358:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800635c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006360:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006544 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006364:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006368:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800636c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006370:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006378:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800637c:	e049      	b.n	8006412 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	ee07 3a90 	vmov	s15, r3
 8006384:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006388:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800654c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800638c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	ee07 3a90 	vmov	s15, r3
 8006396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800639a:	ed97 6a04 	vldr	s12, [r7, #16]
 800639e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006544 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80063a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80063ba:	e02a      	b.n	8006412 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063bc:	4b5f      	ldr	r3, [pc, #380]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	08db      	lsrs	r3, r3, #3
 80063c2:	f003 0303 	and.w	r3, r3, #3
 80063c6:	4a5e      	ldr	r2, [pc, #376]	@ (8006540 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80063c8:	fa22 f303 	lsr.w	r3, r2, r3
 80063cc:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	ee07 3a90 	vmov	s15, r3
 80063d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	ee07 3a90 	vmov	s15, r3
 80063de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063e6:	6a3b      	ldr	r3, [r7, #32]
 80063e8:	ee07 3a90 	vmov	s15, r3
 80063ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063f0:	ed97 6a04 	vldr	s12, [r7, #16]
 80063f4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006544 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80063f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006400:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006404:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800640c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006410:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006412:	4b4a      	ldr	r3, [pc, #296]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800641a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800641e:	d121      	bne.n	8006464 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006420:	4b46      	ldr	r3, [pc, #280]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006424:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d017      	beq.n	800645c <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800642c:	4b43      	ldr	r3, [pc, #268]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800642e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006430:	0a5b      	lsrs	r3, r3, #9
 8006432:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006436:	ee07 3a90 	vmov	s15, r3
 800643a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800643e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006442:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006446:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800644a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006452:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	601a      	str	r2, [r3, #0]
 800645a:	e006      	b.n	800646a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	601a      	str	r2, [r3, #0]
 8006462:	e002      	b.n	800646a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800646a:	4b34      	ldr	r3, [pc, #208]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006472:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006476:	d121      	bne.n	80064bc <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006478:	4b30      	ldr	r3, [pc, #192]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800647a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d017      	beq.n	80064b4 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006484:	4b2d      	ldr	r3, [pc, #180]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006488:	0c1b      	lsrs	r3, r3, #16
 800648a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800648e:	ee07 3a90 	vmov	s15, r3
 8006492:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006496:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800649a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800649e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80064a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064aa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	605a      	str	r2, [r3, #4]
 80064b2:	e006      	b.n	80064c2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	605a      	str	r2, [r3, #4]
 80064ba:	e002      	b.n	80064c2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064c2:	4b1e      	ldr	r3, [pc, #120]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064ce:	d121      	bne.n	8006514 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80064d0:	4b1a      	ldr	r3, [pc, #104]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d017      	beq.n	800650c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80064dc:	4b17      	ldr	r3, [pc, #92]	@ (800653c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e0:	0e1b      	lsrs	r3, r3, #24
 80064e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064e6:	ee07 3a90 	vmov	s15, r3
 80064ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80064ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80064f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80064fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006502:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800650a:	e010      	b.n	800652e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	609a      	str	r2, [r3, #8]
}
 8006512:	e00c      	b.n	800652e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	609a      	str	r2, [r3, #8]
}
 800651a:	e008      	b.n	800652e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	609a      	str	r2, [r3, #8]
}
 800652e:	bf00      	nop
 8006530:	372c      	adds	r7, #44	@ 0x2c
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	44020c00 	.word	0x44020c00
 8006540:	03d09000 	.word	0x03d09000
 8006544:	46000000 	.word	0x46000000
 8006548:	4a742400 	.word	0x4a742400
 800654c:	4bbebc20 	.word	0x4bbebc20

08006550 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006550:	b480      	push	{r7}
 8006552:	b08b      	sub	sp, #44	@ 0x2c
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006558:	4bae      	ldr	r3, [pc, #696]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800655a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800655c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006560:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006562:	4bac      	ldr	r3, [pc, #688]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006566:	f003 0303 	and.w	r3, r3, #3
 800656a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800656c:	4ba9      	ldr	r3, [pc, #676]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800656e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006570:	0a1b      	lsrs	r3, r3, #8
 8006572:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006576:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006578:	4ba6      	ldr	r3, [pc, #664]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800657a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657c:	091b      	lsrs	r3, r3, #4
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006584:	4ba3      	ldr	r3, [pc, #652]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006588:	08db      	lsrs	r3, r3, #3
 800658a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	fb02 f303 	mul.w	r3, r2, r3
 8006594:	ee07 3a90 	vmov	s15, r3
 8006598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800659c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 8126 	beq.w	80067f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	2b03      	cmp	r3, #3
 80065ac:	d053      	beq.n	8006656 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	2b03      	cmp	r3, #3
 80065b2:	d86f      	bhi.n	8006694 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d003      	beq.n	80065c2 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d02b      	beq.n	8006618 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80065c0:	e068      	b.n	8006694 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065c2:	4b94      	ldr	r3, [pc, #592]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	08db      	lsrs	r3, r3, #3
 80065c8:	f003 0303 	and.w	r3, r3, #3
 80065cc:	4a92      	ldr	r2, [pc, #584]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80065ce:	fa22 f303 	lsr.w	r3, r2, r3
 80065d2:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	ee07 3a90 	vmov	s15, r3
 80065da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	ee07 3a90 	vmov	s15, r3
 80065e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	ee07 3a90 	vmov	s15, r3
 80065f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f6:	ed97 6a04 	vldr	s12, [r7, #16]
 80065fa:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800681c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80065fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006606:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800660a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800660e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006612:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006616:	e068      	b.n	80066ea <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	ee07 3a90 	vmov	s15, r3
 800661e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006622:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800662a:	6a3b      	ldr	r3, [r7, #32]
 800662c:	ee07 3a90 	vmov	s15, r3
 8006630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006634:	ed97 6a04 	vldr	s12, [r7, #16]
 8006638:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800681c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800663c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006640:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006644:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006648:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800664c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006650:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006654:	e049      	b.n	80066ea <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	ee07 3a90 	vmov	s15, r3
 800665c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006660:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006824 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006664:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006668:	6a3b      	ldr	r3, [r7, #32]
 800666a:	ee07 3a90 	vmov	s15, r3
 800666e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006672:	ed97 6a04 	vldr	s12, [r7, #16]
 8006676:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800681c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800667a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800667e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006682:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800668a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800668e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006692:	e02a      	b.n	80066ea <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006694:	4b5f      	ldr	r3, [pc, #380]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	08db      	lsrs	r3, r3, #3
 800669a:	f003 0303 	and.w	r3, r3, #3
 800669e:	4a5e      	ldr	r2, [pc, #376]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80066a0:	fa22 f303 	lsr.w	r3, r2, r3
 80066a4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	ee07 3a90 	vmov	s15, r3
 80066ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066be:	6a3b      	ldr	r3, [r7, #32]
 80066c0:	ee07 3a90 	vmov	s15, r3
 80066c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066c8:	ed97 6a04 	vldr	s12, [r7, #16]
 80066cc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800681c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80066d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80066e8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066ea:	4b4a      	ldr	r3, [pc, #296]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066f6:	d121      	bne.n	800673c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80066f8:	4b46      	ldr	r3, [pc, #280]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d017      	beq.n	8006734 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006704:	4b43      	ldr	r3, [pc, #268]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006708:	0a5b      	lsrs	r3, r3, #9
 800670a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006716:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800671a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800671e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800672a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	e006      	b.n	8006742 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	e002      	b.n	8006742 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006742:	4b34      	ldr	r3, [pc, #208]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800674a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800674e:	d121      	bne.n	8006794 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006750:	4b30      	ldr	r3, [pc, #192]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d017      	beq.n	800678c <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800675c:	4b2d      	ldr	r3, [pc, #180]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800675e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006760:	0c1b      	lsrs	r3, r3, #16
 8006762:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006766:	ee07 3a90 	vmov	s15, r3
 800676a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800676e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006772:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006776:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800677a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800677e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006782:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	605a      	str	r2, [r3, #4]
 800678a:	e006      	b.n	800679a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	605a      	str	r2, [r3, #4]
 8006792:	e002      	b.n	800679a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800679a:	4b1e      	ldr	r3, [pc, #120]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067a6:	d121      	bne.n	80067ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80067a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d017      	beq.n	80067e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80067b4:	4b17      	ldr	r3, [pc, #92]	@ (8006814 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b8:	0e1b      	lsrs	r3, r3, #24
 80067ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067be:	ee07 3a90 	vmov	s15, r3
 80067c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80067c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067ca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80067ce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80067d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067da:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80067e2:	e010      	b.n	8006806 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	609a      	str	r2, [r3, #8]
}
 80067ea:	e00c      	b.n	8006806 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	609a      	str	r2, [r3, #8]
}
 80067f2:	e008      	b.n	8006806 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	609a      	str	r2, [r3, #8]
}
 8006806:	bf00      	nop
 8006808:	372c      	adds	r7, #44	@ 0x2c
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	44020c00 	.word	0x44020c00
 8006818:	03d09000 	.word	0x03d09000
 800681c:	46000000 	.word	0x46000000
 8006820:	4a742400 	.word	0x4a742400
 8006824:	4bbebc20 	.word	0x4bbebc20

08006828 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006828:	b480      	push	{r7}
 800682a:	b08b      	sub	sp, #44	@ 0x2c
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006830:	4bae      	ldr	r3, [pc, #696]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006838:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800683a:	4bac      	ldr	r3, [pc, #688]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800683c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006844:	4ba9      	ldr	r3, [pc, #676]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006848:	0a1b      	lsrs	r3, r3, #8
 800684a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800684e:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006850:	4ba6      	ldr	r3, [pc, #664]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006854:	091b      	lsrs	r3, r3, #4
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800685c:	4ba3      	ldr	r3, [pc, #652]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800685e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006860:	08db      	lsrs	r3, r3, #3
 8006862:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	fb02 f303 	mul.w	r3, r2, r3
 800686c:	ee07 3a90 	vmov	s15, r3
 8006870:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006874:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	2b00      	cmp	r3, #0
 800687c:	f000 8126 	beq.w	8006acc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8006880:	69fb      	ldr	r3, [r7, #28]
 8006882:	2b03      	cmp	r3, #3
 8006884:	d053      	beq.n	800692e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	2b03      	cmp	r3, #3
 800688a:	d86f      	bhi.n	800696c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d003      	beq.n	800689a <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	2b02      	cmp	r3, #2
 8006896:	d02b      	beq.n	80068f0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006898:	e068      	b.n	800696c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800689a:	4b94      	ldr	r3, [pc, #592]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	08db      	lsrs	r3, r3, #3
 80068a0:	f003 0303 	and.w	r3, r3, #3
 80068a4:	4a92      	ldr	r2, [pc, #584]	@ (8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80068a6:	fa22 f303 	lsr.w	r3, r2, r3
 80068aa:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	ee07 3a90 	vmov	s15, r3
 80068b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	ee07 3a90 	vmov	s15, r3
 80068bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	ee07 3a90 	vmov	s15, r3
 80068ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ce:	ed97 6a04 	vldr	s12, [r7, #16]
 80068d2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80068d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068ea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80068ee:	e068      	b.n	80069c2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	ee07 3a90 	vmov	s15, r3
 80068f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068fa:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006af8 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 80068fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	ee07 3a90 	vmov	s15, r3
 8006908:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800690c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006910:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006914:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006918:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800691c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006920:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006924:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006928:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800692c:	e049      	b.n	80069c2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	ee07 3a90 	vmov	s15, r3
 8006934:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006938:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800693c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006940:	6a3b      	ldr	r3, [r7, #32]
 8006942:	ee07 3a90 	vmov	s15, r3
 8006946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800694a:	ed97 6a04 	vldr	s12, [r7, #16]
 800694e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800695a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800695e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006966:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800696a:	e02a      	b.n	80069c2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800696c:	4b5f      	ldr	r3, [pc, #380]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	08db      	lsrs	r3, r3, #3
 8006972:	f003 0303 	and.w	r3, r3, #3
 8006976:	4a5e      	ldr	r2, [pc, #376]	@ (8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006978:	fa22 f303 	lsr.w	r3, r2, r3
 800697c:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	ee07 3a90 	vmov	s15, r3
 8006984:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	ee07 3a90 	vmov	s15, r3
 800698e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	ee07 3a90 	vmov	s15, r3
 800699c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069a0:	ed97 6a04 	vldr	s12, [r7, #16]
 80069a4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80069a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069bc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80069c0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80069c2:	4b4a      	ldr	r3, [pc, #296]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069ce:	d121      	bne.n	8006a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80069d0:	4b46      	ldr	r3, [pc, #280]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d017      	beq.n	8006a0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80069dc:	4b43      	ldr	r3, [pc, #268]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069e0:	0a5b      	lsrs	r3, r3, #9
 80069e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 80069ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80069f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a02:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	601a      	str	r2, [r3, #0]
 8006a0a:	e006      	b.n	8006a1a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	601a      	str	r2, [r3, #0]
 8006a12:	e002      	b.n	8006a1a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a1a:	4b34      	ldr	r3, [pc, #208]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a26:	d121      	bne.n	8006a6c <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006a28:	4b30      	ldr	r3, [pc, #192]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d017      	beq.n	8006a64 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a34:	4b2d      	ldr	r3, [pc, #180]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a38:	0c1b      	lsrs	r3, r3, #16
 8006a3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a3e:	ee07 3a90 	vmov	s15, r3
 8006a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006a46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a4a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006a4e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a5a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	605a      	str	r2, [r3, #4]
 8006a62:	e006      	b.n	8006a72 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	605a      	str	r2, [r3, #4]
 8006a6a:	e002      	b.n	8006a72 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a72:	4b1e      	ldr	r3, [pc, #120]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a7e:	d121      	bne.n	8006ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006a80:	4b1a      	ldr	r3, [pc, #104]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d017      	beq.n	8006abc <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a8c:	4b17      	ldr	r3, [pc, #92]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a90:	0e1b      	lsrs	r3, r3, #24
 8006a92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a96:	ee07 3a90 	vmov	s15, r3
 8006a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8006a9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006aa2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006aa6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006aaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006aae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ab2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006aba:	e010      	b.n	8006ade <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	609a      	str	r2, [r3, #8]
}
 8006ac2:	e00c      	b.n	8006ade <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	609a      	str	r2, [r3, #8]
}
 8006aca:	e008      	b.n	8006ade <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	609a      	str	r2, [r3, #8]
}
 8006ade:	bf00      	nop
 8006ae0:	372c      	adds	r7, #44	@ 0x2c
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	44020c00 	.word	0x44020c00
 8006af0:	03d09000 	.word	0x03d09000
 8006af4:	46000000 	.word	0x46000000
 8006af8:	4a742400 	.word	0x4a742400
 8006afc:	4bbebc20 	.word	0x4bbebc20

08006b00 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006b00:	b590      	push	{r4, r7, lr}
 8006b02:	b08f      	sub	sp, #60	@ 0x3c
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006b0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b0e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006b12:	4321      	orrs	r1, r4
 8006b14:	d150      	bne.n	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006b16:	4b26      	ldr	r3, [pc, #152]	@ (8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b20:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006b22:	4b23      	ldr	r3, [pc, #140]	@ (8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b28:	f003 0302 	and.w	r3, r3, #2
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	d108      	bne.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b36:	d104      	bne.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006b38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b3e:	f002 bb2a 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006b42:	4b1b      	ldr	r3, [pc, #108]	@ (8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b50:	d108      	bne.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b58:	d104      	bne.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006b5a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b60:	f002 bb19 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006b64:	4b12      	ldr	r3, [pc, #72]	@ (8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b70:	d119      	bne.n	8006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b78:	d115      	bne.n	8006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b86:	d30a      	bcc.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006b88:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	0a1b      	lsrs	r3, r3, #8
 8006b8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b92:	4a08      	ldr	r2, [pc, #32]	@ (8006bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b98:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006b9a:	f002 bafc 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006ba2:	f002 baf8 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006baa:	f002 baf4 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006bae:	bf00      	nop
 8006bb0:	44020c00 	.word	0x44020c00
 8006bb4:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006bb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bbc:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006bc0:	ea50 0104 	orrs.w	r1, r0, r4
 8006bc4:	f001 8275 	beq.w	80080b2 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8006bc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bcc:	2801      	cmp	r0, #1
 8006bce:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006bd2:	f082 82dd 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bda:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006bde:	ea50 0104 	orrs.w	r1, r0, r4
 8006be2:	f001 816c 	beq.w	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006be6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bea:	2801      	cmp	r0, #1
 8006bec:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006bf0:	f082 82ce 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bf8:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006bfc:	ea50 0104 	orrs.w	r1, r0, r4
 8006c00:	f001 8602 	beq.w	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006c04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c08:	2801      	cmp	r0, #1
 8006c0a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006c0e:	f082 82bf 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c16:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006c1a:	ea50 0104 	orrs.w	r1, r0, r4
 8006c1e:	f001 854c 	beq.w	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006c22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c26:	2801      	cmp	r0, #1
 8006c28:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006c2c:	f082 82b0 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c34:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006c38:	ea50 0104 	orrs.w	r1, r0, r4
 8006c3c:	f001 849e 	beq.w	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006c40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c44:	2801      	cmp	r0, #1
 8006c46:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006c4a:	f082 82a1 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c52:	f1a1 0420 	sub.w	r4, r1, #32
 8006c56:	ea50 0104 	orrs.w	r1, r0, r4
 8006c5a:	f001 83e8 	beq.w	800842e <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006c5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c62:	2801      	cmp	r0, #1
 8006c64:	f171 0120 	sbcs.w	r1, r1, #32
 8006c68:	f082 8292 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c70:	f1a1 0410 	sub.w	r4, r1, #16
 8006c74:	ea50 0104 	orrs.w	r1, r0, r4
 8006c78:	f002 8256 	beq.w	8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006c7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c80:	2801      	cmp	r0, #1
 8006c82:	f171 0110 	sbcs.w	r1, r1, #16
 8006c86:	f082 8283 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c8e:	f1a1 0408 	sub.w	r4, r1, #8
 8006c92:	ea50 0104 	orrs.w	r1, r0, r4
 8006c96:	f002 81cc 	beq.w	8009032 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006c9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c9e:	2801      	cmp	r0, #1
 8006ca0:	f171 0108 	sbcs.w	r1, r1, #8
 8006ca4:	f082 8274 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ca8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cac:	1f0c      	subs	r4, r1, #4
 8006cae:	ea50 0104 	orrs.w	r1, r0, r4
 8006cb2:	f001 8648 	beq.w	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006cb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cba:	2801      	cmp	r0, #1
 8006cbc:	f171 0104 	sbcs.w	r1, r1, #4
 8006cc0:	f082 8266 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cc8:	1e8c      	subs	r4, r1, #2
 8006cca:	ea50 0104 	orrs.w	r1, r0, r4
 8006cce:	f002 8143 	beq.w	8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006cd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cd6:	2801      	cmp	r0, #1
 8006cd8:	f171 0102 	sbcs.w	r1, r1, #2
 8006cdc:	f082 8258 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ce0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ce4:	1e4c      	subs	r4, r1, #1
 8006ce6:	ea50 0104 	orrs.w	r1, r0, r4
 8006cea:	f002 80ce 	beq.w	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006cee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cf2:	2801      	cmp	r0, #1
 8006cf4:	f171 0101 	sbcs.w	r1, r1, #1
 8006cf8:	f082 824a 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cfc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d00:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006d04:	4321      	orrs	r1, r4
 8006d06:	f002 8059 	beq.w	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006d0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d0e:	4cd9      	ldr	r4, [pc, #868]	@ (8007074 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006d10:	42a0      	cmp	r0, r4
 8006d12:	f171 0100 	sbcs.w	r1, r1, #0
 8006d16:	f082 823b 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d1e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006d22:	4321      	orrs	r1, r4
 8006d24:	f001 87d9 	beq.w	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006d28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d2c:	4cd2      	ldr	r4, [pc, #840]	@ (8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006d2e:	42a0      	cmp	r0, r4
 8006d30:	f171 0100 	sbcs.w	r1, r1, #0
 8006d34:	f082 822c 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d3c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006d40:	4321      	orrs	r1, r4
 8006d42:	f001 8751 	beq.w	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006d46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d4a:	4ccc      	ldr	r4, [pc, #816]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006d4c:	42a0      	cmp	r0, r4
 8006d4e:	f171 0100 	sbcs.w	r1, r1, #0
 8006d52:	f082 821d 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d5a:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006d5e:	4321      	orrs	r1, r4
 8006d60:	f001 869a 	beq.w	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006d64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d68:	4cc5      	ldr	r4, [pc, #788]	@ (8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006d6a:	42a0      	cmp	r0, r4
 8006d6c:	f171 0100 	sbcs.w	r1, r1, #0
 8006d70:	f082 820e 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d78:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006d7c:	4321      	orrs	r1, r4
 8006d7e:	f001 8612 	beq.w	80089a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8006d82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d86:	4cbf      	ldr	r4, [pc, #764]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8006d88:	42a0      	cmp	r0, r4
 8006d8a:	f171 0100 	sbcs.w	r1, r1, #0
 8006d8e:	f082 81ff 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d96:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006d9a:	4321      	orrs	r1, r4
 8006d9c:	f002 817e 	beq.w	800909c <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8006da0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da4:	4cb8      	ldr	r4, [pc, #736]	@ (8007088 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006da6:	42a0      	cmp	r0, r4
 8006da8:	f171 0100 	sbcs.w	r1, r1, #0
 8006dac:	f082 81f0 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006db0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006db4:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8006db8:	4321      	orrs	r1, r4
 8006dba:	f000 829e 	beq.w	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc2:	4cb2      	ldr	r4, [pc, #712]	@ (800708c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006dc4:	42a0      	cmp	r0, r4
 8006dc6:	f171 0100 	sbcs.w	r1, r1, #0
 8006dca:	f082 81e1 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd2:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006dd6:	4321      	orrs	r1, r4
 8006dd8:	f000 826d 	beq.w	80072b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006ddc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006de0:	4cab      	ldr	r4, [pc, #684]	@ (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006de2:	42a0      	cmp	r0, r4
 8006de4:	f171 0100 	sbcs.w	r1, r1, #0
 8006de8:	f082 81d2 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006df0:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006df4:	4321      	orrs	r1, r4
 8006df6:	f001 800d 	beq.w	8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8006dfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfe:	4ca5      	ldr	r4, [pc, #660]	@ (8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006e00:	42a0      	cmp	r0, r4
 8006e02:	f171 0100 	sbcs.w	r1, r1, #0
 8006e06:	f082 81c3 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e0e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006e12:	4321      	orrs	r1, r4
 8006e14:	f000 81d0 	beq.w	80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8006e18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e1c:	4c9e      	ldr	r4, [pc, #632]	@ (8007098 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006e1e:	42a0      	cmp	r0, r4
 8006e20:	f171 0100 	sbcs.w	r1, r1, #0
 8006e24:	f082 81b4 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e2c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006e30:	4321      	orrs	r1, r4
 8006e32:	f000 8142 	beq.w	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8006e36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e3a:	4c98      	ldr	r4, [pc, #608]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006e3c:	42a0      	cmp	r0, r4
 8006e3e:	f171 0100 	sbcs.w	r1, r1, #0
 8006e42:	f082 81a5 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e4a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006e4e:	4321      	orrs	r1, r4
 8006e50:	f001 824e 	beq.w	80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006e54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e58:	4c91      	ldr	r4, [pc, #580]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006e5a:	42a0      	cmp	r0, r4
 8006e5c:	f171 0100 	sbcs.w	r1, r1, #0
 8006e60:	f082 8196 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e68:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006e6c:	4321      	orrs	r1, r4
 8006e6e:	f001 8197 	beq.w	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8006e72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e76:	4c8b      	ldr	r4, [pc, #556]	@ (80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006e78:	42a0      	cmp	r0, r4
 8006e7a:	f171 0100 	sbcs.w	r1, r1, #0
 8006e7e:	f082 8187 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e86:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006e8a:	4321      	orrs	r1, r4
 8006e8c:	f001 8154 	beq.w	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8006e90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e94:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006e98:	f171 0100 	sbcs.w	r1, r1, #0
 8006e9c:	f082 8178 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ea0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ea4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006ea8:	4321      	orrs	r1, r4
 8006eaa:	f001 80b7 	beq.w	800801c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8006eae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb2:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006eb6:	42a0      	cmp	r0, r4
 8006eb8:	f171 0100 	sbcs.w	r1, r1, #0
 8006ebc:	f082 8168 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ec0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec4:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006ec8:	4321      	orrs	r1, r4
 8006eca:	f001 8064 	beq.w	8007f96 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8006ece:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed2:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006ed6:	42a0      	cmp	r0, r4
 8006ed8:	f171 0100 	sbcs.w	r1, r1, #0
 8006edc:	f082 8158 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ee0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee4:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006ee8:	4321      	orrs	r1, r4
 8006eea:	f001 8011 	beq.w	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8006eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ef2:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006ef6:	42a0      	cmp	r0, r4
 8006ef8:	f171 0100 	sbcs.w	r1, r1, #0
 8006efc:	f082 8148 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f04:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8006f08:	4321      	orrs	r1, r4
 8006f0a:	f000 871e 	beq.w	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8006f0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f12:	f241 0401 	movw	r4, #4097	@ 0x1001
 8006f16:	42a0      	cmp	r0, r4
 8006f18:	f171 0100 	sbcs.w	r1, r1, #0
 8006f1c:	f082 8138 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f24:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8006f28:	4321      	orrs	r1, r4
 8006f2a:	f000 86a8 	beq.w	8007c7e <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8006f2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f32:	f640 0401 	movw	r4, #2049	@ 0x801
 8006f36:	42a0      	cmp	r0, r4
 8006f38:	f171 0100 	sbcs.w	r1, r1, #0
 8006f3c:	f082 8128 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f44:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8006f48:	4321      	orrs	r1, r4
 8006f4a:	f000 8632 	beq.w	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8006f4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f52:	f240 4401 	movw	r4, #1025	@ 0x401
 8006f56:	42a0      	cmp	r0, r4
 8006f58:	f171 0100 	sbcs.w	r1, r1, #0
 8006f5c:	f082 8118 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f64:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8006f68:	4321      	orrs	r1, r4
 8006f6a:	f000 85b0 	beq.w	8007ace <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8006f6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f72:	f240 2401 	movw	r4, #513	@ 0x201
 8006f76:	42a0      	cmp	r0, r4
 8006f78:	f171 0100 	sbcs.w	r1, r1, #0
 8006f7c:	f082 8108 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f84:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8006f88:	4321      	orrs	r1, r4
 8006f8a:	f000 8535 	beq.w	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006f8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f92:	f240 1401 	movw	r4, #257	@ 0x101
 8006f96:	42a0      	cmp	r0, r4
 8006f98:	f171 0100 	sbcs.w	r1, r1, #0
 8006f9c:	f082 80f8 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fa4:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8006fa8:	4321      	orrs	r1, r4
 8006faa:	f000 84ba 	beq.w	8007922 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8006fae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fb2:	2881      	cmp	r0, #129	@ 0x81
 8006fb4:	f171 0100 	sbcs.w	r1, r1, #0
 8006fb8:	f082 80ea 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fc0:	2821      	cmp	r0, #33	@ 0x21
 8006fc2:	f171 0100 	sbcs.w	r1, r1, #0
 8006fc6:	d26f      	bcs.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006fc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fcc:	4301      	orrs	r1, r0
 8006fce:	f002 80df 	beq.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fd6:	1e42      	subs	r2, r0, #1
 8006fd8:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006fdc:	2a20      	cmp	r2, #32
 8006fde:	f173 0100 	sbcs.w	r1, r3, #0
 8006fe2:	f082 80d5 	bcs.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fe6:	2a1f      	cmp	r2, #31
 8006fe8:	f202 80d2 	bhi.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fec:	a101      	add	r1, pc, #4	@ (adr r1, 8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8006fee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006ff2:	bf00      	nop
 8006ff4:	08007355 	.word	0x08007355
 8006ff8:	08007421 	.word	0x08007421
 8006ffc:	08009191 	.word	0x08009191
 8007000:	080074e1 	.word	0x080074e1
 8007004:	08009191 	.word	0x08009191
 8007008:	08009191 	.word	0x08009191
 800700c:	08009191 	.word	0x08009191
 8007010:	080075b1 	.word	0x080075b1
 8007014:	08009191 	.word	0x08009191
 8007018:	08009191 	.word	0x08009191
 800701c:	08009191 	.word	0x08009191
 8007020:	08009191 	.word	0x08009191
 8007024:	08009191 	.word	0x08009191
 8007028:	08009191 	.word	0x08009191
 800702c:	08009191 	.word	0x08009191
 8007030:	08007693 	.word	0x08007693
 8007034:	08009191 	.word	0x08009191
 8007038:	08009191 	.word	0x08009191
 800703c:	08009191 	.word	0x08009191
 8007040:	08009191 	.word	0x08009191
 8007044:	08009191 	.word	0x08009191
 8007048:	08009191 	.word	0x08009191
 800704c:	08009191 	.word	0x08009191
 8007050:	08009191 	.word	0x08009191
 8007054:	08009191 	.word	0x08009191
 8007058:	08009191 	.word	0x08009191
 800705c:	08009191 	.word	0x08009191
 8007060:	08009191 	.word	0x08009191
 8007064:	08009191 	.word	0x08009191
 8007068:	08009191 	.word	0x08009191
 800706c:	08009191 	.word	0x08009191
 8007070:	08007769 	.word	0x08007769
 8007074:	80000001 	.word	0x80000001
 8007078:	40000001 	.word	0x40000001
 800707c:	20000001 	.word	0x20000001
 8007080:	10000001 	.word	0x10000001
 8007084:	08000001 	.word	0x08000001
 8007088:	04000001 	.word	0x04000001
 800708c:	00800001 	.word	0x00800001
 8007090:	00400001 	.word	0x00400001
 8007094:	00200001 	.word	0x00200001
 8007098:	00100001 	.word	0x00100001
 800709c:	00080001 	.word	0x00080001
 80070a0:	00040001 	.word	0x00040001
 80070a4:	00020001 	.word	0x00020001
 80070a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070ac:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80070b0:	430b      	orrs	r3, r1
 80070b2:	f000 83c4 	beq.w	800783e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80070b6:	f002 b86b 	b.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80070ba:	4ba1      	ldr	r3, [pc, #644]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070c0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80070c4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80070cc:	d036      	beq.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80070ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80070d4:	d86b      	bhi.n	80071ae <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070dc:	d02b      	beq.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80070de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070e4:	d863      	bhi.n	80071ae <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80070e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070ec:	d01b      	beq.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80070ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070f4:	d85b      	bhi.n	80071ae <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80070f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d004      	beq.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007102:	d008      	beq.n	8007116 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007104:	e053      	b.n	80071ae <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007106:	f107 0320 	add.w	r3, r7, #32
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff f8b4 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007112:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007114:	e04e      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007116:	f107 0314 	add.w	r3, r7, #20
 800711a:	4618      	mov	r0, r3
 800711c:	f7ff fa18 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007124:	e046      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007126:	f107 0308 	add.w	r3, r7, #8
 800712a:	4618      	mov	r0, r3
 800712c:	f7ff fb7c 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007134:	e03e      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007136:	4b83      	ldr	r3, [pc, #524]	@ (8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007138:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800713a:	e03b      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800713c:	4b80      	ldr	r3, [pc, #512]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800713e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007142:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007146:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007148:	4b7d      	ldr	r3, [pc, #500]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	2b02      	cmp	r3, #2
 8007152:	d10c      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8007154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007156:	2b00      	cmp	r3, #0
 8007158:	d109      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800715a:	4b79      	ldr	r3, [pc, #484]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	08db      	lsrs	r3, r3, #3
 8007160:	f003 0303 	and.w	r3, r3, #3
 8007164:	4a78      	ldr	r2, [pc, #480]	@ (8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007166:	fa22 f303 	lsr.w	r3, r2, r3
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
 800716c:	e01e      	b.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800716e:	4b74      	ldr	r3, [pc, #464]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007176:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800717a:	d106      	bne.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007182:	d102      	bne.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007184:	4b71      	ldr	r3, [pc, #452]	@ (800734c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007186:	637b      	str	r3, [r7, #52]	@ 0x34
 8007188:	e010      	b.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800718a:	4b6d      	ldr	r3, [pc, #436]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007192:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007196:	d106      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8007198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800719a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800719e:	d102      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80071a0:	4b6b      	ldr	r3, [pc, #428]	@ (8007350 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80071a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071a4:	e002      	b.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80071a6:	2300      	movs	r3, #0
 80071a8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80071aa:	e003      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 80071ac:	e002      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 80071ae:	2300      	movs	r3, #0
 80071b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071b2:	bf00      	nop
          }
        }
        break;
 80071b4:	f001 bfef 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80071b8:	4b61      	ldr	r3, [pc, #388]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071be:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 80071c2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80071c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071ca:	d036      	beq.n	800723a <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 80071cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071d2:	d86b      	bhi.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80071d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80071da:	d02b      	beq.n	8007234 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80071e2:	d863      	bhi.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80071e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071ea:	d01b      	beq.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80071ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071f2:	d85b      	bhi.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d004      	beq.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007200:	d008      	beq.n	8007214 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007202:	e053      	b.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007204:	f107 0320 	add.w	r3, r7, #32
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff f835 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800720e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007210:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007212:	e04e      	b.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007214:	f107 0314 	add.w	r3, r7, #20
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff f999 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007222:	e046      	b.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007224:	f107 0308 	add.w	r3, r7, #8
 8007228:	4618      	mov	r0, r3
 800722a:	f7ff fafd 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007232:	e03e      	b.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007234:	4b43      	ldr	r3, [pc, #268]	@ (8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007236:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007238:	e03b      	b.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800723a:	4b41      	ldr	r3, [pc, #260]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800723c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007240:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007244:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007246:	4b3e      	ldr	r3, [pc, #248]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	2b02      	cmp	r3, #2
 8007250:	d10c      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8007252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007254:	2b00      	cmp	r3, #0
 8007256:	d109      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007258:	4b39      	ldr	r3, [pc, #228]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	08db      	lsrs	r3, r3, #3
 800725e:	f003 0303 	and.w	r3, r3, #3
 8007262:	4a39      	ldr	r2, [pc, #228]	@ (8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007264:	fa22 f303 	lsr.w	r3, r2, r3
 8007268:	637b      	str	r3, [r7, #52]	@ 0x34
 800726a:	e01e      	b.n	80072aa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800726c:	4b34      	ldr	r3, [pc, #208]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007278:	d106      	bne.n	8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800727a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007280:	d102      	bne.n	8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007282:	4b32      	ldr	r3, [pc, #200]	@ (800734c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007284:	637b      	str	r3, [r7, #52]	@ 0x34
 8007286:	e010      	b.n	80072aa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007288:	4b2d      	ldr	r3, [pc, #180]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007294:	d106      	bne.n	80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8007296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007298:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800729c:	d102      	bne.n	80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800729e:	4b2c      	ldr	r3, [pc, #176]	@ (8007350 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80072a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072a2:	e002      	b.n	80072aa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80072a8:	e003      	b.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80072aa:	e002      	b.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80072ac:	2300      	movs	r3, #0
 80072ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80072b0:	bf00      	nop
          }
        }
        break;
 80072b2:	f001 bf70 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80072b6:	4b22      	ldr	r3, [pc, #136]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80072bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c0:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d108      	bne.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072c8:	f107 0320 	add.w	r3, r7, #32
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7fe ffd3 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80072d6:	f001 bf5e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 80072da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072dc:	2b40      	cmp	r3, #64	@ 0x40
 80072de:	d108      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072e0:	f107 0314 	add.w	r3, r7, #20
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7ff f933 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072ee:	f001 bf52 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80072f2:	2300      	movs	r3, #0
 80072f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072f6:	f001 bf4e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 80072fa:	4b11      	ldr	r3, [pc, #68]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007304:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007308:	2b00      	cmp	r3, #0
 800730a:	d108      	bne.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800730c:	f107 0320 	add.w	r3, r7, #32
 8007310:	4618      	mov	r0, r3
 8007312:	f7fe ffb1 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007318:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800731a:	f001 bf3c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800731e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007320:	2b80      	cmp	r3, #128	@ 0x80
 8007322:	d108      	bne.n	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007324:	f107 0314 	add.w	r3, r7, #20
 8007328:	4618      	mov	r0, r3
 800732a:	f7ff f911 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007332:	f001 bf30 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007336:	2300      	movs	r3, #0
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800733a:	f001 bf2c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800733e:	bf00      	nop
 8007340:	44020c00 	.word	0x44020c00
 8007344:	00bb8000 	.word	0x00bb8000
 8007348:	03d09000 	.word	0x03d09000
 800734c:	003d0900 	.word	0x003d0900
 8007350:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007354:	4b9d      	ldr	r3, [pc, #628]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007356:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800735a:	f003 0307 	and.w	r3, r3, #7
 800735e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007362:	2b00      	cmp	r3, #0
 8007364:	d104      	bne.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007366:	f7fc ffd1 	bl	800430c <HAL_RCC_GetPCLK2Freq>
 800736a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800736c:	f001 bf13 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8007370:	4b96      	ldr	r3, [pc, #600]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007378:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800737c:	d10a      	bne.n	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800737e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007380:	2b01      	cmp	r3, #1
 8007382:	d107      	bne.n	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007384:	f107 0314 	add.w	r3, r7, #20
 8007388:	4618      	mov	r0, r3
 800738a:	f7ff f8e1 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	637b      	str	r3, [r7, #52]	@ 0x34
 8007392:	e043      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007394:	4b8d      	ldr	r3, [pc, #564]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800739c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073a0:	d10a      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80073a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a4:	2b02      	cmp	r3, #2
 80073a6:	d107      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073a8:	f107 0308 	add.w	r3, r7, #8
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7ff fa3b 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b6:	e031      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80073b8:	4b84      	ldr	r3, [pc, #528]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0302 	and.w	r3, r3, #2
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d10c      	bne.n	80073de <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80073c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d109      	bne.n	80073de <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80073ca:	4b80      	ldr	r3, [pc, #512]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	08db      	lsrs	r3, r3, #3
 80073d0:	f003 0303 	and.w	r3, r3, #3
 80073d4:	4a7e      	ldr	r2, [pc, #504]	@ (80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80073d6:	fa22 f303 	lsr.w	r3, r2, r3
 80073da:	637b      	str	r3, [r7, #52]	@ 0x34
 80073dc:	e01e      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 80073de:	4b7b      	ldr	r3, [pc, #492]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ea:	d105      	bne.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 80073ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ee:	2b04      	cmp	r3, #4
 80073f0:	d102      	bne.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 80073f2:	4b78      	ldr	r3, [pc, #480]	@ (80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80073f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f6:	e011      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80073f8:	4b74      	ldr	r3, [pc, #464]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073fe:	f003 0302 	and.w	r3, r3, #2
 8007402:	2b02      	cmp	r3, #2
 8007404:	d106      	bne.n	8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007408:	2b05      	cmp	r3, #5
 800740a:	d103      	bne.n	8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800740c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007410:	637b      	str	r3, [r7, #52]	@ 0x34
 8007412:	e003      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007414:	2300      	movs	r3, #0
 8007416:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007418:	f001 bebd 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800741c:	f001 bebb 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007420:	4b6a      	ldr	r3, [pc, #424]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007422:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007426:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800742a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800742c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742e:	2b00      	cmp	r3, #0
 8007430:	d104      	bne.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007432:	f7fc ff55 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007436:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007438:	f001 bead 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800743c:	4b63      	ldr	r3, [pc, #396]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007444:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007448:	d10a      	bne.n	8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	2b08      	cmp	r3, #8
 800744e:	d107      	bne.n	8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007450:	f107 0314 	add.w	r3, r7, #20
 8007454:	4618      	mov	r0, r3
 8007456:	f7ff f87b 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	637b      	str	r3, [r7, #52]	@ 0x34
 800745e:	e03d      	b.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007462:	2b10      	cmp	r3, #16
 8007464:	d108      	bne.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007466:	f107 0308 	add.w	r3, r7, #8
 800746a:	4618      	mov	r0, r3
 800746c:	f7ff f9dc 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007474:	f001 be8f 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007478:	4b54      	ldr	r3, [pc, #336]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b02      	cmp	r3, #2
 8007482:	d10c      	bne.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007486:	2b18      	cmp	r3, #24
 8007488:	d109      	bne.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800748a:	4b50      	ldr	r3, [pc, #320]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	08db      	lsrs	r3, r3, #3
 8007490:	f003 0303 	and.w	r3, r3, #3
 8007494:	4a4e      	ldr	r2, [pc, #312]	@ (80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007496:	fa22 f303 	lsr.w	r3, r2, r3
 800749a:	637b      	str	r3, [r7, #52]	@ 0x34
 800749c:	e01e      	b.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800749e:	4b4b      	ldr	r3, [pc, #300]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074aa:	d105      	bne.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80074ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d102      	bne.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 80074b2:	4b48      	ldr	r3, [pc, #288]	@ (80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80074b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074b6:	e011      	b.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80074b8:	4b44      	ldr	r3, [pc, #272]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b02      	cmp	r3, #2
 80074c4:	d106      	bne.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 80074c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c8:	2b28      	cmp	r3, #40	@ 0x28
 80074ca:	d103      	bne.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 80074cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d2:	e003      	b.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 80074d4:	2300      	movs	r3, #0
 80074d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074d8:	f001 be5d 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80074dc:	f001 be5b 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80074e0:	4b3a      	ldr	r3, [pc, #232]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80074e6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80074ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d104      	bne.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80074f2:	f7fc fef5 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80074f6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80074f8:	f001 be4d 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80074fc:	4b33      	ldr	r3, [pc, #204]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007508:	d10a      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800750a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750c:	2b40      	cmp	r3, #64	@ 0x40
 800750e:	d107      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007510:	f107 0314 	add.w	r3, r7, #20
 8007514:	4618      	mov	r0, r3
 8007516:	f7ff f81b 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	637b      	str	r3, [r7, #52]	@ 0x34
 800751e:	e045      	b.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007520:	4b2a      	ldr	r3, [pc, #168]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007528:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800752c:	d10a      	bne.n	8007544 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800752e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007530:	2b80      	cmp	r3, #128	@ 0x80
 8007532:	d107      	bne.n	8007544 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007534:	f107 0308 	add.w	r3, r7, #8
 8007538:	4618      	mov	r0, r3
 800753a:	f7ff f975 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	637b      	str	r3, [r7, #52]	@ 0x34
 8007542:	e033      	b.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007544:	4b21      	ldr	r3, [pc, #132]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0302 	and.w	r3, r3, #2
 800754c:	2b02      	cmp	r3, #2
 800754e:	d10c      	bne.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8007550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007552:	2bc0      	cmp	r3, #192	@ 0xc0
 8007554:	d109      	bne.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007556:	4b1d      	ldr	r3, [pc, #116]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	08db      	lsrs	r3, r3, #3
 800755c:	f003 0303 	and.w	r3, r3, #3
 8007560:	4a1b      	ldr	r2, [pc, #108]	@ (80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007562:	fa22 f303 	lsr.w	r3, r2, r3
 8007566:	637b      	str	r3, [r7, #52]	@ 0x34
 8007568:	e020      	b.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800756a:	4b18      	ldr	r3, [pc, #96]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007576:	d106      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8007578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800757e:	d102      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007580:	4b14      	ldr	r3, [pc, #80]	@ (80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007582:	637b      	str	r3, [r7, #52]	@ 0x34
 8007584:	e012      	b.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007586:	4b11      	ldr	r3, [pc, #68]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007588:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b02      	cmp	r3, #2
 8007592:	d107      	bne.n	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007596:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800759a:	d103      	bne.n	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 800759c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80075a2:	e003      	b.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80075a4:	2300      	movs	r3, #0
 80075a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075a8:	f001 bdf5 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075ac:	f001 bdf3 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80075b0:	4b06      	ldr	r3, [pc, #24]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80075b6:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80075ba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80075bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d10a      	bne.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80075c2:	f7fc fe8d 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80075c6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 80075c8:	f001 bde5 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075cc:	44020c00 	.word	0x44020c00
 80075d0:	03d09000 	.word	0x03d09000
 80075d4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 80075d8:	4ba0      	ldr	r3, [pc, #640]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075e4:	d10b      	bne.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 80075e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075ec:	d107      	bne.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075ee:	f107 0314 	add.w	r3, r7, #20
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fe ffac 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80075f8:	69bb      	ldr	r3, [r7, #24]
 80075fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80075fc:	e047      	b.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 80075fe:	4b97      	ldr	r3, [pc, #604]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800760a:	d10b      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800760c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007612:	d107      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007614:	f107 0308 	add.w	r3, r7, #8
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff f905 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	637b      	str	r3, [r7, #52]	@ 0x34
 8007622:	e034      	b.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007624:	4b8d      	ldr	r3, [pc, #564]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0302 	and.w	r3, r3, #2
 800762c:	2b02      	cmp	r3, #2
 800762e:	d10d      	bne.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007632:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007636:	d109      	bne.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007638:	4b88      	ldr	r3, [pc, #544]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	08db      	lsrs	r3, r3, #3
 800763e:	f003 0303 	and.w	r3, r3, #3
 8007642:	4a87      	ldr	r2, [pc, #540]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007644:	fa22 f303 	lsr.w	r3, r2, r3
 8007648:	637b      	str	r3, [r7, #52]	@ 0x34
 800764a:	e020      	b.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800764c:	4b83      	ldr	r3, [pc, #524]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007658:	d106      	bne.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800765a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007660:	d102      	bne.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8007662:	4b80      	ldr	r3, [pc, #512]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007664:	637b      	str	r3, [r7, #52]	@ 0x34
 8007666:	e012      	b.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007668:	4b7c      	ldr	r3, [pc, #496]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800766a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b02      	cmp	r3, #2
 8007674:	d107      	bne.n	8007686 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007678:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800767c:	d103      	bne.n	8007686 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 800767e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007682:	637b      	str	r3, [r7, #52]	@ 0x34
 8007684:	e003      	b.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8007686:	2300      	movs	r3, #0
 8007688:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800768a:	f001 bd84 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800768e:	f001 bd82 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007692:	4b72      	ldr	r3, [pc, #456]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007694:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007698:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800769c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800769e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d104      	bne.n	80076ae <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80076a4:	f7fc fe1c 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80076a8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80076aa:	f001 bd74 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80076ae:	4b6b      	ldr	r3, [pc, #428]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076ba:	d10b      	bne.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 80076bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076c2:	d107      	bne.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076c4:	f107 0314 	add.w	r3, r7, #20
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7fe ff41 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d2:	e047      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 80076d4:	4b61      	ldr	r3, [pc, #388]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80076dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076e0:	d10b      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 80076e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e8:	d107      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076ea:	f107 0308 	add.w	r3, r7, #8
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7ff f89a 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80076f8:	e034      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80076fa:	4b58      	ldr	r3, [pc, #352]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b02      	cmp	r3, #2
 8007704:	d10d      	bne.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007708:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800770c:	d109      	bne.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800770e:	4b53      	ldr	r3, [pc, #332]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	08db      	lsrs	r3, r3, #3
 8007714:	f003 0303 	and.w	r3, r3, #3
 8007718:	4a51      	ldr	r2, [pc, #324]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800771a:	fa22 f303 	lsr.w	r3, r2, r3
 800771e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007720:	e020      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007722:	4b4e      	ldr	r3, [pc, #312]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800772a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800772e:	d106      	bne.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007736:	d102      	bne.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007738:	4b4a      	ldr	r3, [pc, #296]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800773a:	637b      	str	r3, [r7, #52]	@ 0x34
 800773c:	e012      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800773e:	4b47      	ldr	r3, [pc, #284]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007740:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007744:	f003 0302 	and.w	r3, r3, #2
 8007748:	2b02      	cmp	r3, #2
 800774a:	d107      	bne.n	800775c <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800774c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007752:	d103      	bne.n	800775c <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007754:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007758:	637b      	str	r3, [r7, #52]	@ 0x34
 800775a:	e003      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 800775c:	2300      	movs	r3, #0
 800775e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007760:	f001 bd19 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007764:	f001 bd17 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8007768:	4b3c      	ldr	r3, [pc, #240]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800776a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800776e:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007772:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8007774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007776:	2b00      	cmp	r3, #0
 8007778:	d104      	bne.n	8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800777a:	f7fc fdb1 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 800777e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007780:	f001 bd09 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007784:	4b35      	ldr	r3, [pc, #212]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800778c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007790:	d10b      	bne.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8007792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007794:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007798:	d107      	bne.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800779a:	f107 0314 	add.w	r3, r7, #20
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fe fed6 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a8:	e047      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80077aa:	4b2c      	ldr	r3, [pc, #176]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077b6:	d10b      	bne.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80077b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077be:	d107      	bne.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077c0:	f107 0308 	add.w	r3, r7, #8
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff f82f 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80077ce:	e034      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 80077d0:	4b22      	ldr	r3, [pc, #136]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d10d      	bne.n	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 80077dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077de:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80077e2:	d109      	bne.n	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077e4:	4b1d      	ldr	r3, [pc, #116]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	08db      	lsrs	r3, r3, #3
 80077ea:	f003 0303 	and.w	r3, r3, #3
 80077ee:	4a1c      	ldr	r2, [pc, #112]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80077f0:	fa22 f303 	lsr.w	r3, r2, r3
 80077f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f6:	e020      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 80077f8:	4b18      	ldr	r3, [pc, #96]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007804:	d106      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007808:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800780c:	d102      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800780e:	4b15      	ldr	r3, [pc, #84]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007810:	637b      	str	r3, [r7, #52]	@ 0x34
 8007812:	e012      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007814:	4b11      	ldr	r3, [pc, #68]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007816:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b02      	cmp	r3, #2
 8007820:	d107      	bne.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007824:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007828:	d103      	bne.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800782a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800782e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007830:	e003      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007836:	f001 bcae 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800783a:	f001 bcac 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800783e:	4b07      	ldr	r3, [pc, #28]	@ (800785c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007840:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007844:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007848:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800784a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10b      	bne.n	8007868 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007850:	f7fc fd46 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007854:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8007856:	f001 bc9e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800785a:	bf00      	nop
 800785c:	44020c00 	.word	0x44020c00
 8007860:	03d09000 	.word	0x03d09000
 8007864:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8007868:	4ba0      	ldr	r3, [pc, #640]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007870:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007874:	d10b      	bne.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8007876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007878:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800787c:	d107      	bne.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800787e:	f107 0314 	add.w	r3, r7, #20
 8007882:	4618      	mov	r0, r3
 8007884:	f7fe fe64 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	637b      	str	r3, [r7, #52]	@ 0x34
 800788c:	e047      	b.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800788e:	4b97      	ldr	r3, [pc, #604]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800789a:	d10b      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800789c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80078a2:	d107      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078a4:	f107 0308 	add.w	r3, r7, #8
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7fe ffbd 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b2:	e034      	b.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80078b4:	4b8d      	ldr	r3, [pc, #564]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0302 	and.w	r3, r3, #2
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d10d      	bne.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 80078c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80078c6:	d109      	bne.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078c8:	4b88      	ldr	r3, [pc, #544]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	08db      	lsrs	r3, r3, #3
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	4a87      	ldr	r2, [pc, #540]	@ (8007af0 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80078d4:	fa22 f303 	lsr.w	r3, r2, r3
 80078d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078da:	e020      	b.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 80078dc:	4b83      	ldr	r3, [pc, #524]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078e8:	d106      	bne.n	80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 80078ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078f0:	d102      	bne.n	80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 80078f2:	4b80      	ldr	r3, [pc, #512]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80078f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078f6:	e012      	b.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 80078f8:	4b7c      	ldr	r3, [pc, #496]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078fe:	f003 0302 	and.w	r3, r3, #2
 8007902:	2b02      	cmp	r3, #2
 8007904:	d107      	bne.n	8007916 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007908:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800790c:	d103      	bne.n	8007916 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800790e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007912:	637b      	str	r3, [r7, #52]	@ 0x34
 8007914:	e003      	b.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007916:	2300      	movs	r3, #0
 8007918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800791a:	f001 bc3c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800791e:	f001 bc3a 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007922:	4b72      	ldr	r3, [pc, #456]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007924:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007928:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800792c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800792e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007930:	2b00      	cmp	r3, #0
 8007932:	d104      	bne.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007934:	f7fc fcd4 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007938:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800793a:	f001 bc2c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800793e:	4b6b      	ldr	r3, [pc, #428]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007946:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800794a:	d10b      	bne.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800794c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007952:	d107      	bne.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007954:	f107 0314 	add.w	r3, r7, #20
 8007958:	4618      	mov	r0, r3
 800795a:	f7fe fdf9 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	637b      	str	r3, [r7, #52]	@ 0x34
 8007962:	e047      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007964:	4b61      	ldr	r3, [pc, #388]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800796c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007970:	d10b      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007974:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007978:	d107      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800797a:	f107 0308 	add.w	r3, r7, #8
 800797e:	4618      	mov	r0, r3
 8007980:	f7fe ff52 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	637b      	str	r3, [r7, #52]	@ 0x34
 8007988:	e034      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800798a:	4b58      	ldr	r3, [pc, #352]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b02      	cmp	r3, #2
 8007994:	d10d      	bne.n	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8007996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007998:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800799c:	d109      	bne.n	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800799e:	4b53      	ldr	r3, [pc, #332]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	08db      	lsrs	r3, r3, #3
 80079a4:	f003 0303 	and.w	r3, r3, #3
 80079a8:	4a51      	ldr	r2, [pc, #324]	@ (8007af0 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80079aa:	fa22 f303 	lsr.w	r3, r2, r3
 80079ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80079b0:	e020      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80079b2:	4b4e      	ldr	r3, [pc, #312]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079be:	d106      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 80079c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80079c6:	d102      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 80079c8:	4b4a      	ldr	r3, [pc, #296]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80079ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80079cc:	e012      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 80079ce:	4b47      	ldr	r3, [pc, #284]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079d4:	f003 0302 	and.w	r3, r3, #2
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d107      	bne.n	80079ec <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80079e2:	d103      	bne.n	80079ec <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 80079e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ea:	e003      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079f0:	f001 bbd1 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80079f4:	f001 bbcf 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 80079f8:	4b3c      	ldr	r3, [pc, #240]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80079fe:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007a02:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d104      	bne.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a0a:	f7fc fc69 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007a0e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a10:	f001 bbc1 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007a14:	4b35      	ldr	r3, [pc, #212]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a20:	d10b      	bne.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a28:	d107      	bne.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a2a:	f107 0314 	add.w	r3, r7, #20
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7fe fd8e 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a38:	e047      	b.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8007a3a:	4b2c      	ldr	r3, [pc, #176]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a46:	d10b      	bne.n	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a4e:	d107      	bne.n	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a50:	f107 0308 	add.w	r3, r7, #8
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7fe fee7 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a5e:	e034      	b.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007a60:	4b22      	ldr	r3, [pc, #136]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b02      	cmp	r3, #2
 8007a6a:	d10d      	bne.n	8007a88 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8007a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a72:	d109      	bne.n	8007a88 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a74:	4b1d      	ldr	r3, [pc, #116]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	08db      	lsrs	r3, r3, #3
 8007a7a:	f003 0303 	and.w	r3, r3, #3
 8007a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8007af0 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007a80:	fa22 f303 	lsr.w	r3, r2, r3
 8007a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a86:	e020      	b.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8007a88:	4b18      	ldr	r3, [pc, #96]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a94:	d106      	bne.n	8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8007a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a9c:	d102      	bne.n	8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8007a9e:	4b15      	ldr	r3, [pc, #84]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aa2:	e012      	b.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8007aa4:	4b11      	ldr	r3, [pc, #68]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007aa6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007aaa:	f003 0302 	and.w	r3, r3, #2
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d107      	bne.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007ab8:	d103      	bne.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8007aba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac0:	e003      	b.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ac6:	f001 bb66 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007aca:	f001 bb64 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007ace:	4b07      	ldr	r3, [pc, #28]	@ (8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ad0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ad4:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007ad8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8007ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d10b      	bne.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ae0:	f7fc fbfe 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007ae4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ae6:	f001 bb56 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007aea:	bf00      	nop
 8007aec:	44020c00 	.word	0x44020c00
 8007af0:	03d09000 	.word	0x03d09000
 8007af4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007af8:	4ba1      	ldr	r3, [pc, #644]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b04:	d10b      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b0c:	d107      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b0e:	f107 0314 	add.w	r3, r7, #20
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7fe fd1c 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b1c:	e047      	b.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007b1e:	4b98      	ldr	r3, [pc, #608]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b2a:	d10b      	bne.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b32:	d107      	bne.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b34:	f107 0308 	add.w	r3, r7, #8
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fe fe75 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b42:	e034      	b.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007b44:	4b8e      	ldr	r3, [pc, #568]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0302 	and.w	r3, r3, #2
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d10d      	bne.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b52:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007b56:	d109      	bne.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b58:	4b89      	ldr	r3, [pc, #548]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	08db      	lsrs	r3, r3, #3
 8007b5e:	f003 0303 	and.w	r3, r3, #3
 8007b62:	4a88      	ldr	r2, [pc, #544]	@ (8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007b64:	fa22 f303 	lsr.w	r3, r2, r3
 8007b68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b6a:	e020      	b.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8007b6c:	4b84      	ldr	r3, [pc, #528]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b78:	d106      	bne.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8007b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b80:	d102      	bne.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8007b82:	4b81      	ldr	r3, [pc, #516]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007b84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b86:	e012      	b.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8007b88:	4b7d      	ldr	r3, [pc, #500]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b8e:	f003 0302 	and.w	r3, r3, #2
 8007b92:	2b02      	cmp	r3, #2
 8007b94:	d107      	bne.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b98:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007b9c:	d103      	bne.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8007b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ba4:	e003      	b.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007baa:	f001 baf4 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007bae:	f001 baf2 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8007bb2:	4b73      	ldr	r3, [pc, #460]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bb4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007bb8:	f003 0307 	and.w	r3, r3, #7
 8007bbc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d104      	bne.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007bc4:	f7fc fb8c 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007bc8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8007bca:	f001 bae4 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007bce:	4b6c      	ldr	r3, [pc, #432]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bda:	d10a      	bne.n	8007bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d107      	bne.n	8007bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007be2:	f107 0314 	add.w	r3, r7, #20
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fe fcb2 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf0:	e043      	b.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007bf2:	4b63      	ldr	r3, [pc, #396]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bfe:	d10a      	bne.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d107      	bne.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c06:	f107 0308 	add.w	r3, r7, #8
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7fe fe0c 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c14:	e031      	b.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007c16:	4b5a      	ldr	r3, [pc, #360]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b02      	cmp	r3, #2
 8007c20:	d10c      	bne.n	8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	2b03      	cmp	r3, #3
 8007c26:	d109      	bne.n	8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c28:	4b55      	ldr	r3, [pc, #340]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	08db      	lsrs	r3, r3, #3
 8007c2e:	f003 0303 	and.w	r3, r3, #3
 8007c32:	4a54      	ldr	r2, [pc, #336]	@ (8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007c34:	fa22 f303 	lsr.w	r3, r2, r3
 8007c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c3a:	e01e      	b.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007c3c:	4b50      	ldr	r3, [pc, #320]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c48:	d105      	bne.n	8007c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	2b04      	cmp	r3, #4
 8007c4e:	d102      	bne.n	8007c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007c50:	4b4d      	ldr	r3, [pc, #308]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007c52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c54:	e011      	b.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007c56:	4b4a      	ldr	r3, [pc, #296]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c5c:	f003 0302 	and.w	r3, r3, #2
 8007c60:	2b02      	cmp	r3, #2
 8007c62:	d106      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	2b05      	cmp	r3, #5
 8007c68:	d103      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007c6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c70:	e003      	b.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c76:	f001 ba8e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c7a:	f001 ba8c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007c7e:	4b40      	ldr	r3, [pc, #256]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c80:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007c84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c88:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d104      	bne.n	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c90:	f7fc fb26 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007c94:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c96:	f001 ba7e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007c9a:	4b39      	ldr	r3, [pc, #228]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ca2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ca6:	d10a      	bne.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007caa:	2b10      	cmp	r3, #16
 8007cac:	d107      	bne.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cae:	f107 0314 	add.w	r3, r7, #20
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7fe fc4c 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cbc:	e043      	b.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007cbe:	4b30      	ldr	r3, [pc, #192]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cca:	d10a      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cce:	2b20      	cmp	r3, #32
 8007cd0:	d107      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cd2:	f107 0308 	add.w	r3, r7, #8
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fe fda6 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ce0:	e031      	b.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007ce2:	4b27      	ldr	r3, [pc, #156]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f003 0302 	and.w	r3, r3, #2
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d10c      	bne.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	2b30      	cmp	r3, #48	@ 0x30
 8007cf2:	d109      	bne.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007cf4:	4b22      	ldr	r3, [pc, #136]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	08db      	lsrs	r3, r3, #3
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	4a21      	ldr	r2, [pc, #132]	@ (8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007d00:	fa22 f303 	lsr.w	r3, r2, r3
 8007d04:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d06:	e01e      	b.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007d08:	4b1d      	ldr	r3, [pc, #116]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d14:	d105      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d18:	2b40      	cmp	r3, #64	@ 0x40
 8007d1a:	d102      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d20:	e011      	b.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007d22:	4b17      	ldr	r3, [pc, #92]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d28:	f003 0302 	and.w	r3, r3, #2
 8007d2c:	2b02      	cmp	r3, #2
 8007d2e:	d106      	bne.n	8007d3e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d32:	2b50      	cmp	r3, #80	@ 0x50
 8007d34:	d103      	bne.n	8007d3e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d3c:	e003      	b.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d42:	f001 ba28 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d46:	f001 ba26 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d50:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007d54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d104      	bne.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007d5c:	f7fc faec 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 8007d60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d62:	f001 ba18 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d6c:	d10e      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d6e:	f107 0314 	add.w	r3, r7, #20
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fe fbec 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d7c:	f001 ba0b 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d80:	44020c00 	.word	0x44020c00
 8007d84:	03d09000 	.word	0x03d09000
 8007d88:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d92:	d108      	bne.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d94:	f107 0308 	add.w	r3, r7, #8
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7fe fd45 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007da2:	f001 b9f8 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007da6:	4ba4      	ldr	r3, [pc, #656]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f003 0302 	and.w	r3, r3, #2
 8007dae:	2b02      	cmp	r3, #2
 8007db0:	d10d      	bne.n	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007db8:	d109      	bne.n	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007dba:	4b9f      	ldr	r3, [pc, #636]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	08db      	lsrs	r3, r3, #3
 8007dc0:	f003 0303 	and.w	r3, r3, #3
 8007dc4:	4a9d      	ldr	r2, [pc, #628]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8007dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dcc:	e020      	b.n	8007e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007dce:	4b9a      	ldr	r3, [pc, #616]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007dd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dda:	d106      	bne.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007de2:	d102      	bne.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007de4:	4b96      	ldr	r3, [pc, #600]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de8:	e012      	b.n	8007e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007dea:	4b93      	ldr	r3, [pc, #588]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007df0:	f003 0302 	and.w	r3, r3, #2
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d107      	bne.n	8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8007df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007dfe:	d103      	bne.n	8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007e00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e06:	e003      	b.n	8007e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e0c:	f001 b9c3 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e10:	f001 b9c1 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007e14:	4b88      	ldr	r3, [pc, #544]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e1a:	f003 0307 	and.w	r3, r3, #7
 8007e1e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d104      	bne.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007e26:	f7fc fa3f 	bl	80042a8 <HAL_RCC_GetHCLKFreq>
 8007e2a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007e2c:	f001 b9b3 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d104      	bne.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e36:	f7fc f90b 	bl	8004050 <HAL_RCC_GetSysClockFreq>
 8007e3a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007e3c:	f001 b9ab 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d108      	bne.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e46:	f107 0314 	add.w	r3, r7, #20
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fe fb80 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e54:	f001 b99f 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007e58:	4b77      	ldr	r3, [pc, #476]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e64:	d105      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	2b03      	cmp	r3, #3
 8007e6a:	d102      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8007e6c:	4b75      	ldr	r3, [pc, #468]	@ (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8007e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e70:	e023      	b.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007e72:	4b71      	ldr	r3, [pc, #452]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d10c      	bne.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e80:	2b04      	cmp	r3, #4
 8007e82:	d109      	bne.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e84:	4b6c      	ldr	r3, [pc, #432]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	08db      	lsrs	r3, r3, #3
 8007e8a:	f003 0303 	and.w	r3, r3, #3
 8007e8e:	4a6b      	ldr	r2, [pc, #428]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007e90:	fa22 f303 	lsr.w	r3, r2, r3
 8007e94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e96:	e010      	b.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007e98:	4b67      	ldr	r3, [pc, #412]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ea4:	d105      	bne.n	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea8:	2b05      	cmp	r3, #5
 8007eaa:	d102      	bne.n	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8007eac:	4b64      	ldr	r3, [pc, #400]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007eae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eb0:	e003      	b.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007eb6:	f001 b96e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007eba:	f001 b96c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007ebe:	4b5e      	ldr	r3, [pc, #376]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ec0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ec4:	f003 0308 	and.w	r3, r3, #8
 8007ec8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007eca:	4b5b      	ldr	r3, [pc, #364]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	d106      	bne.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d103      	bne.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8007ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee4:	e012      	b.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007ee6:	4b54      	ldr	r3, [pc, #336]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ee8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007eec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ef0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ef4:	d106      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	2b08      	cmp	r3, #8
 8007efa:	d103      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8007efc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f02:	e003      	b.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007f08:	f001 b945 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f0c:	f001 b943 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007f10:	4b49      	ldr	r3, [pc, #292]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f12:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007f1a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d104      	bne.n	8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f22:	f7fc f9dd 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007f26:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f28:	f001 b935 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f32:	d108      	bne.n	8007f46 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f34:	f107 0308 	add.w	r3, r7, #8
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f7fe fc75 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f42:	f001 b928 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007f46:	4b3c      	ldr	r3, [pc, #240]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0302 	and.w	r3, r3, #2
 8007f4e:	2b02      	cmp	r3, #2
 8007f50:	d10d      	bne.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8007f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f58:	d109      	bne.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f5a:	4b37      	ldr	r3, [pc, #220]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	08db      	lsrs	r3, r3, #3
 8007f60:	f003 0303 	and.w	r3, r3, #3
 8007f64:	4a35      	ldr	r2, [pc, #212]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007f66:	fa22 f303 	lsr.w	r3, r2, r3
 8007f6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f6c:	e011      	b.n	8007f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007f6e:	4b32      	ldr	r3, [pc, #200]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f7a:	d106      	bne.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007f82:	d102      	bne.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8007f84:	4b2e      	ldr	r3, [pc, #184]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007f86:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f88:	e003      	b.n	8007f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f8e:	f001 b902 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f92:	f001 b900 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007f96:	4b28      	ldr	r3, [pc, #160]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f9c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007fa0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d104      	bne.n	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fa8:	f7fc f99a 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8007fac:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fae:	f001 b8f2 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007fb8:	d108      	bne.n	8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fba:	f107 0308 	add.w	r3, r7, #8
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7fe fc32 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fc8:	f001 b8e5 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0302 	and.w	r3, r3, #2
 8007fd4:	2b02      	cmp	r3, #2
 8007fd6:	d10d      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fda:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007fde:	d109      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fe0:	4b15      	ldr	r3, [pc, #84]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	08db      	lsrs	r3, r3, #3
 8007fe6:	f003 0303 	and.w	r3, r3, #3
 8007fea:	4a14      	ldr	r2, [pc, #80]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007fec:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff2:	e011      	b.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007ff4:	4b10      	ldr	r3, [pc, #64]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008000:	d106      	bne.n	8008010 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8008002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008004:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008008:	d102      	bne.n	8008010 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800800a:	4b0d      	ldr	r3, [pc, #52]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800800c:	637b      	str	r3, [r7, #52]	@ 0x34
 800800e:	e003      	b.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8008010:	2300      	movs	r3, #0
 8008012:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008014:	f001 b8bf 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008018:	f001 b8bd 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800801c:	4b06      	ldr	r3, [pc, #24]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800801e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008022:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008026:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802a:	2b00      	cmp	r3, #0
 800802c:	d10c      	bne.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800802e:	f7fc f983 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 8008032:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008034:	f001 b8af 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008038:	44020c00 	.word	0x44020c00
 800803c:	03d09000 	.word	0x03d09000
 8008040:	003d0900 	.word	0x003d0900
 8008044:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8008048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800804e:	d108      	bne.n	8008062 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008050:	f107 0308 	add.w	r3, r7, #8
 8008054:	4618      	mov	r0, r3
 8008056:	f7fe fbe7 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800805e:	f001 b89a 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8008062:	4b9f      	ldr	r3, [pc, #636]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 0302 	and.w	r3, r3, #2
 800806a:	2b02      	cmp	r3, #2
 800806c:	d10d      	bne.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800806e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008070:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008074:	d109      	bne.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008076:	4b9a      	ldr	r3, [pc, #616]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	08db      	lsrs	r3, r3, #3
 800807c:	f003 0303 	and.w	r3, r3, #3
 8008080:	4a98      	ldr	r2, [pc, #608]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008082:	fa22 f303 	lsr.w	r3, r2, r3
 8008086:	637b      	str	r3, [r7, #52]	@ 0x34
 8008088:	e011      	b.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800808a:	4b95      	ldr	r3, [pc, #596]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008096:	d106      	bne.n	80080a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8008098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800809e:	d102      	bne.n	80080a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80080a0:	4b91      	ldr	r3, [pc, #580]	@ (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80080a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080a4:	e003      	b.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80080a6:	2300      	movs	r3, #0
 80080a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080aa:	f001 b874 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080ae:	f001 b872 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80080b2:	4b8b      	ldr	r3, [pc, #556]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080b8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80080bc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 80080be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d104      	bne.n	80080ce <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80080c4:	f7fc f938 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 80080c8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 80080ca:	f001 b864 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80080d4:	d108      	bne.n	80080e8 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080d6:	f107 0308 	add.w	r3, r7, #8
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fe fba4 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080e4:	f001 b857 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80080e8:	4b7d      	ldr	r3, [pc, #500]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 0302 	and.w	r3, r3, #2
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d10d      	bne.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 80080f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80080fa:	d109      	bne.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080fc:	4b78      	ldr	r3, [pc, #480]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	08db      	lsrs	r3, r3, #3
 8008102:	f003 0303 	and.w	r3, r3, #3
 8008106:	4a77      	ldr	r2, [pc, #476]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008108:	fa22 f303 	lsr.w	r3, r2, r3
 800810c:	637b      	str	r3, [r7, #52]	@ 0x34
 800810e:	e011      	b.n	8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8008110:	4b73      	ldr	r3, [pc, #460]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800811c:	d106      	bne.n	800812c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008124:	d102      	bne.n	800812c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8008126:	4b70      	ldr	r3, [pc, #448]	@ (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008128:	637b      	str	r3, [r7, #52]	@ 0x34
 800812a:	e003      	b.n	8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800812c:	2300      	movs	r3, #0
 800812e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008130:	f001 b831 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008134:	f001 b82f 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008138:	4b69      	ldr	r3, [pc, #420]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800813a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800813e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008142:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8008144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008146:	2b00      	cmp	r3, #0
 8008148:	d104      	bne.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800814a:	f7fc f8c9 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 800814e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008150:	f001 b821 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800815a:	d108      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800815c:	f107 0308 	add.w	r3, r7, #8
 8008160:	4618      	mov	r0, r3
 8008162:	f7fe fb61 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800816a:	f001 b814 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800816e:	4b5c      	ldr	r3, [pc, #368]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 0302 	and.w	r3, r3, #2
 8008176:	2b02      	cmp	r3, #2
 8008178:	d10e      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800817a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008180:	d10a      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008182:	4b57      	ldr	r3, [pc, #348]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	08db      	lsrs	r3, r3, #3
 8008188:	f003 0303 	and.w	r3, r3, #3
 800818c:	4a55      	ldr	r2, [pc, #340]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800818e:	fa22 f303 	lsr.w	r3, r2, r3
 8008192:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008194:	f000 bfff 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008198:	2300      	movs	r3, #0
 800819a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800819c:	f000 bffb 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80081a0:	4b4f      	ldr	r3, [pc, #316]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80081a6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081aa:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80081ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ae:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80081b2:	d056      	beq.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 80081b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80081ba:	f200 808b 	bhi.w	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80081be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081c4:	d03e      	beq.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 80081c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081cc:	f200 8082 	bhi.w	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80081d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081d6:	d027      	beq.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 80081d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081de:	d879      	bhi.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e6:	d017      	beq.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 80081e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081ee:	d871      	bhi.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80081f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d004      	beq.n	8008200 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081fc:	d004      	beq.n	8008208 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 80081fe:	e069      	b.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008200:	f7fc f89a 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 8008204:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008206:	e068      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008208:	f107 0314 	add.w	r3, r7, #20
 800820c:	4618      	mov	r0, r3
 800820e:	f7fe f99f 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008216:	e060      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008218:	f107 0308 	add.w	r3, r7, #8
 800821c:	4618      	mov	r0, r3
 800821e:	f7fe fb03 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008226:	e058      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008228:	4b2d      	ldr	r3, [pc, #180]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800822a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800822e:	f003 0302 	and.w	r3, r3, #2
 8008232:	2b02      	cmp	r3, #2
 8008234:	d103      	bne.n	800823e <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800823a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800823c:	e04d      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800823e:	2300      	movs	r3, #0
 8008240:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008242:	e04a      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008244:	4b26      	ldr	r3, [pc, #152]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800824a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800824e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008252:	d103      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8008254:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008258:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800825a:	e03e      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800825c:	2300      	movs	r3, #0
 800825e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008260:	e03b      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008262:	4b1f      	ldr	r3, [pc, #124]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008268:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800826c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800826e:	4b1c      	ldr	r3, [pc, #112]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 0302 	and.w	r3, r3, #2
 8008276:	2b02      	cmp	r3, #2
 8008278:	d10c      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800827a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827c:	2b00      	cmp	r3, #0
 800827e:	d109      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008280:	4b17      	ldr	r3, [pc, #92]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	08db      	lsrs	r3, r3, #3
 8008286:	f003 0303 	and.w	r3, r3, #3
 800828a:	4a16      	ldr	r2, [pc, #88]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800828c:	fa22 f303 	lsr.w	r3, r2, r3
 8008290:	637b      	str	r3, [r7, #52]	@ 0x34
 8008292:	e01e      	b.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008294:	4b12      	ldr	r3, [pc, #72]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800829c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082a0:	d106      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80082a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082a8:	d102      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80082aa:	4b0f      	ldr	r3, [pc, #60]	@ (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80082ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ae:	e010      	b.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80082b0:	4b0b      	ldr	r3, [pc, #44]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082bc:	d106      	bne.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 80082be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082c4:	d102      	bne.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80082c6:	4b09      	ldr	r3, [pc, #36]	@ (80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 80082c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ca:	e002      	b.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80082cc:	2300      	movs	r3, #0
 80082ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80082d0:	e003      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 80082d2:	e002      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 80082d4:	2300      	movs	r3, #0
 80082d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082d8:	bf00      	nop
          }
        }
        break;
 80082da:	f000 bf5c 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80082de:	bf00      	nop
 80082e0:	44020c00 	.word	0x44020c00
 80082e4:	03d09000 	.word	0x03d09000
 80082e8:	003d0900 	.word	0x003d0900
 80082ec:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80082f0:	4b9e      	ldr	r3, [pc, #632]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80082f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80082f6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80082fa:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80082fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082fe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008302:	d056      	beq.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008306:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800830a:	f200 808b 	bhi.w	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008310:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008314:	d03e      	beq.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008318:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800831c:	f200 8082 	bhi.w	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008322:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008326:	d027      	beq.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800832e:	d879      	bhi.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008336:	d017      	beq.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800833e:	d871      	bhi.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008342:	2b00      	cmp	r3, #0
 8008344:	d004      	beq.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800834c:	d004      	beq.n	8008358 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800834e:	e069      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8008350:	f7fb ffc6 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8008354:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008356:	e068      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008358:	f107 0314 	add.w	r3, r7, #20
 800835c:	4618      	mov	r0, r3
 800835e:	f7fe f8f7 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008366:	e060      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008368:	f107 0308 	add.w	r3, r7, #8
 800836c:	4618      	mov	r0, r3
 800836e:	f7fe fa5b 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008376:	e058      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008378:	4b7c      	ldr	r3, [pc, #496]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800837a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800837e:	f003 0302 	and.w	r3, r3, #2
 8008382:	2b02      	cmp	r3, #2
 8008384:	d103      	bne.n	800838e <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8008386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800838a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800838c:	e04d      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800838e:	2300      	movs	r3, #0
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008392:	e04a      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008394:	4b75      	ldr	r3, [pc, #468]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008396:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800839a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800839e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083a2:	d103      	bne.n	80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80083a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80083a8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80083aa:	e03e      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80083ac:	2300      	movs	r3, #0
 80083ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083b0:	e03b      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083b2:	4b6e      	ldr	r3, [pc, #440]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083b8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80083bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083be:	4b6b      	ldr	r3, [pc, #428]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d10c      	bne.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 80083ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d109      	bne.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80083d0:	4b66      	ldr	r3, [pc, #408]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	08db      	lsrs	r3, r3, #3
 80083d6:	f003 0303 	and.w	r3, r3, #3
 80083da:	4a65      	ldr	r2, [pc, #404]	@ (8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 80083dc:	fa22 f303 	lsr.w	r3, r2, r3
 80083e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e2:	e01e      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083e4:	4b61      	ldr	r3, [pc, #388]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083f0:	d106      	bne.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 80083f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f8:	d102      	bne.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80083fa:	4b5e      	ldr	r3, [pc, #376]	@ (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80083fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80083fe:	e010      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008400:	4b5a      	ldr	r3, [pc, #360]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008408:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800840c:	d106      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800840e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008410:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008414:	d102      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008416:	4b58      	ldr	r3, [pc, #352]	@ (8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
 800841a:	e002      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800841c:	2300      	movs	r3, #0
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008420:	e003      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008422:	e002      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008424:	2300      	movs	r3, #0
 8008426:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008428:	bf00      	nop
          }
        }
        break;
 800842a:	f000 beb4 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800842e:	4b4f      	ldr	r3, [pc, #316]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008430:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008434:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008438:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800843a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800843c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008440:	d056      	beq.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008444:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008448:	f200 808b 	bhi.w	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008452:	d03e      	beq.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8008454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800845a:	f200 8082 	bhi.w	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800845e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008460:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008464:	d027      	beq.n	80084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8008466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008468:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800846c:	d879      	bhi.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800846e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008474:	d017      	beq.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8008476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008478:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800847c:	d871      	bhi.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800847e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008480:	2b00      	cmp	r3, #0
 8008482:	d004      	beq.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008486:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800848a:	d004      	beq.n	8008496 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800848c:	e069      	b.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800848e:	f7fb ff53 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 8008492:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008494:	e068      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008496:	f107 0314 	add.w	r3, r7, #20
 800849a:	4618      	mov	r0, r3
 800849c:	f7fe f858 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084a4:	e060      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084a6:	f107 0308 	add.w	r3, r7, #8
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7fe f9bc 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084b4:	e058      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80084b6:	4b2d      	ldr	r3, [pc, #180]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084bc:	f003 0302 	and.w	r3, r3, #2
 80084c0:	2b02      	cmp	r3, #2
 80084c2:	d103      	bne.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 80084c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084c8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80084ca:	e04d      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80084cc:	2300      	movs	r3, #0
 80084ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084d0:	e04a      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80084d2:	4b26      	ldr	r3, [pc, #152]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084e0:	d103      	bne.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 80084e2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80084e6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80084e8:	e03e      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80084ea:	2300      	movs	r3, #0
 80084ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084ee:	e03b      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084f0:	4b1e      	ldr	r3, [pc, #120]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80084fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084fc:	4b1b      	ldr	r3, [pc, #108]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 0302 	and.w	r3, r3, #2
 8008504:	2b02      	cmp	r3, #2
 8008506:	d10c      	bne.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800850a:	2b00      	cmp	r3, #0
 800850c:	d109      	bne.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800850e:	4b17      	ldr	r3, [pc, #92]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	08db      	lsrs	r3, r3, #3
 8008514:	f003 0303 	and.w	r3, r3, #3
 8008518:	4a15      	ldr	r2, [pc, #84]	@ (8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800851a:	fa22 f303 	lsr.w	r3, r2, r3
 800851e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008520:	e01e      	b.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008522:	4b12      	ldr	r3, [pc, #72]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800852a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800852e:	d106      	bne.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008536:	d102      	bne.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008538:	4b0e      	ldr	r3, [pc, #56]	@ (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800853a:	637b      	str	r3, [r7, #52]	@ 0x34
 800853c:	e010      	b.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800853e:	4b0b      	ldr	r3, [pc, #44]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008546:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800854a:	d106      	bne.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800854c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008552:	d102      	bne.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008554:	4b08      	ldr	r3, [pc, #32]	@ (8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008556:	637b      	str	r3, [r7, #52]	@ 0x34
 8008558:	e002      	b.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800855a:	2300      	movs	r3, #0
 800855c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800855e:	e003      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008560:	e002      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008562:	2300      	movs	r3, #0
 8008564:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008566:	bf00      	nop
          }
        }
        break;
 8008568:	f000 be15 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800856c:	44020c00 	.word	0x44020c00
 8008570:	03d09000 	.word	0x03d09000
 8008574:	003d0900 	.word	0x003d0900
 8008578:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800857c:	4b9e      	ldr	r3, [pc, #632]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800857e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008582:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8008586:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800858e:	d056      	beq.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008592:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008596:	f200 808b 	bhi.w	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085a0:	d03e      	beq.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80085a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085a8:	f200 8082 	bhi.w	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80085b2:	d027      	beq.n	8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80085ba:	d879      	bhi.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80085bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085c2:	d017      	beq.n	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 80085c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085ca:	d871      	bhi.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80085cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d004      	beq.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 80085d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085d8:	d004      	beq.n	80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 80085da:	e069      	b.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80085dc:	f7fb feac 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 80085e0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80085e2:	e068      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085e4:	f107 0314 	add.w	r3, r7, #20
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7fd ffb1 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085f2:	e060      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085f4:	f107 0308 	add.w	r3, r7, #8
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe f915 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008602:	e058      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008604:	4b7c      	ldr	r3, [pc, #496]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008606:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800860a:	f003 0302 	and.w	r3, r3, #2
 800860e:	2b02      	cmp	r3, #2
 8008610:	d103      	bne.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008616:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008618:	e04d      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800861a:	2300      	movs	r3, #0
 800861c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800861e:	e04a      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008620:	4b75      	ldr	r3, [pc, #468]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008626:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800862a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800862e:	d103      	bne.n	8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008630:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008634:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008636:	e03e      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008638:	2300      	movs	r3, #0
 800863a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800863c:	e03b      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800863e:	4b6e      	ldr	r3, [pc, #440]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008640:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008644:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008648:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800864a:	4b6b      	ldr	r3, [pc, #428]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b02      	cmp	r3, #2
 8008654:	d10c      	bne.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8008656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008658:	2b00      	cmp	r3, #0
 800865a:	d109      	bne.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800865c:	4b66      	ldr	r3, [pc, #408]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	08db      	lsrs	r3, r3, #3
 8008662:	f003 0303 	and.w	r3, r3, #3
 8008666:	4a65      	ldr	r2, [pc, #404]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008668:	fa22 f303 	lsr.w	r3, r2, r3
 800866c:	637b      	str	r3, [r7, #52]	@ 0x34
 800866e:	e01e      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008670:	4b61      	ldr	r3, [pc, #388]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800867c:	d106      	bne.n	800868c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800867e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008684:	d102      	bne.n	800868c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008686:	4b5e      	ldr	r3, [pc, #376]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008688:	637b      	str	r3, [r7, #52]	@ 0x34
 800868a:	e010      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800868c:	4b5a      	ldr	r3, [pc, #360]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008694:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008698:	d106      	bne.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800869a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800869c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086a0:	d102      	bne.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80086a2:	4b58      	ldr	r3, [pc, #352]	@ (8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80086a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80086a6:	e002      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80086ac:	e003      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80086ae:	e002      	b.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 80086b0:	2300      	movs	r3, #0
 80086b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086b4:	bf00      	nop
          }
        }
        break;
 80086b6:	f000 bd6e 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80086ba:	4b4f      	ldr	r3, [pc, #316]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086c0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80086c4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80086c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80086cc:	d056      	beq.n	800877c <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 80086ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80086d4:	f200 808b 	bhi.w	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086de:	d03e      	beq.n	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 80086e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086e6:	f200 8082 	bhi.w	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80086f0:	d027      	beq.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 80086f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80086f8:	d879      	bhi.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008700:	d017      	beq.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008708:	d871      	bhi.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	2b00      	cmp	r3, #0
 800870e:	d004      	beq.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008712:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008716:	d004      	beq.n	8008722 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008718:	e069      	b.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800871a:	f7fb fe0d 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 800871e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008720:	e068      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008722:	f107 0314 	add.w	r3, r7, #20
 8008726:	4618      	mov	r0, r3
 8008728:	f7fd ff12 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008730:	e060      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008732:	f107 0308 	add.w	r3, r7, #8
 8008736:	4618      	mov	r0, r3
 8008738:	f7fe f876 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008740:	e058      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008742:	4b2d      	ldr	r3, [pc, #180]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008744:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008748:	f003 0302 	and.w	r3, r3, #2
 800874c:	2b02      	cmp	r3, #2
 800874e:	d103      	bne.n	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8008750:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008754:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008756:	e04d      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008758:	2300      	movs	r3, #0
 800875a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800875c:	e04a      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800875e:	4b26      	ldr	r3, [pc, #152]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008760:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008768:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800876c:	d103      	bne.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800876e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008772:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008774:	e03e      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008776:	2300      	movs	r3, #0
 8008778:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800877a:	e03b      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800877c:	4b1e      	ldr	r3, [pc, #120]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800877e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008782:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008786:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008788:	4b1b      	ldr	r3, [pc, #108]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b02      	cmp	r3, #2
 8008792:	d10c      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8008794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008796:	2b00      	cmp	r3, #0
 8008798:	d109      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800879a:	4b17      	ldr	r3, [pc, #92]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	08db      	lsrs	r3, r3, #3
 80087a0:	f003 0303 	and.w	r3, r3, #3
 80087a4:	4a15      	ldr	r2, [pc, #84]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80087a6:	fa22 f303 	lsr.w	r3, r2, r3
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ac:	e01e      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087ae:	4b12      	ldr	r3, [pc, #72]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087ba:	d106      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 80087bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087c2:	d102      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80087c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c8:	e010      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087ca:	4b0b      	ldr	r3, [pc, #44]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087d6:	d106      	bne.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 80087d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087de:	d102      	bne.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80087e0:	4b08      	ldr	r3, [pc, #32]	@ (8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80087e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087e4:	e002      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80087ea:	e003      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 80087ec:	e002      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 80087ee:	2300      	movs	r3, #0
 80087f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087f2:	bf00      	nop
          }
        }
        break;
 80087f4:	f000 bccf 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087f8:	44020c00 	.word	0x44020c00
 80087fc:	03d09000 	.word	0x03d09000
 8008800:	003d0900 	.word	0x003d0900
 8008804:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008808:	4b9e      	ldr	r3, [pc, #632]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800880a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800880e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008812:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800881a:	d056      	beq.n	80088ca <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008822:	f200 808b 	bhi.w	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800882c:	d03e      	beq.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800882e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008834:	f200 8082 	bhi.w	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800883e:	d027      	beq.n	8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008842:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008846:	d879      	bhi.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800884e:	d017      	beq.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008856:	d871      	bhi.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885a:	2b00      	cmp	r3, #0
 800885c:	d004      	beq.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800885e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008860:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008864:	d004      	beq.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8008866:	e069      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008868:	f7fb fd66 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 800886c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800886e:	e068      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008870:	f107 0314 	add.w	r3, r7, #20
 8008874:	4618      	mov	r0, r3
 8008876:	f7fd fe6b 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800887e:	e060      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008880:	f107 0308 	add.w	r3, r7, #8
 8008884:	4618      	mov	r0, r3
 8008886:	f7fd ffcf 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800888e:	e058      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008890:	4b7c      	ldr	r3, [pc, #496]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008896:	f003 0302 	and.w	r3, r3, #2
 800889a:	2b02      	cmp	r3, #2
 800889c:	d103      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800889e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088a4:	e04d      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80088a6:	2300      	movs	r3, #0
 80088a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088aa:	e04a      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80088ac:	4b75      	ldr	r3, [pc, #468]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088ba:	d103      	bne.n	80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 80088bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80088c0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088c2:	e03e      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80088c4:	2300      	movs	r3, #0
 80088c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088c8:	e03b      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088ca:	4b6e      	ldr	r3, [pc, #440]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088d0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80088d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088d6:	4b6b      	ldr	r3, [pc, #428]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	2b02      	cmp	r3, #2
 80088e0:	d10c      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 80088e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d109      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088e8:	4b66      	ldr	r3, [pc, #408]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	08db      	lsrs	r3, r3, #3
 80088ee:	f003 0303 	and.w	r3, r3, #3
 80088f2:	4a65      	ldr	r2, [pc, #404]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 80088f4:	fa22 f303 	lsr.w	r3, r2, r3
 80088f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088fa:	e01e      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088fc:	4b61      	ldr	r3, [pc, #388]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008908:	d106      	bne.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800890a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008910:	d102      	bne.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008912:	4b5e      	ldr	r3, [pc, #376]	@ (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008914:	637b      	str	r3, [r7, #52]	@ 0x34
 8008916:	e010      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008918:	4b5a      	ldr	r3, [pc, #360]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008920:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008924:	d106      	bne.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008928:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800892c:	d102      	bne.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800892e:	4b58      	ldr	r3, [pc, #352]	@ (8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008930:	637b      	str	r3, [r7, #52]	@ 0x34
 8008932:	e002      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008934:	2300      	movs	r3, #0
 8008936:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008938:	e003      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800893a:	e002      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800893c:	2300      	movs	r3, #0
 800893e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008940:	bf00      	nop
          }
        }
        break;
 8008942:	f000 bc28 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008946:	4b4f      	ldr	r3, [pc, #316]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800894c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008950:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008952:	4b4c      	ldr	r3, [pc, #304]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800895a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800895e:	d106      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008962:	2b00      	cmp	r3, #0
 8008964:	d103      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8008966:	4b4a      	ldr	r3, [pc, #296]	@ (8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008968:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800896a:	f000 bc14 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800896e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008970:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008974:	d108      	bne.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008976:	f107 0320 	add.w	r3, r7, #32
 800897a:	4618      	mov	r0, r3
 800897c:	f7fd fc7c 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008982:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008984:	f000 bc07 	b.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8008988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800898e:	d107      	bne.n	80089a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008990:	f107 0314 	add.w	r3, r7, #20
 8008994:	4618      	mov	r0, r3
 8008996:	f7fd fddb 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800899e:	e3fa      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80089a0:	2300      	movs	r3, #0
 80089a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089a4:	e3f7      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80089a6:	4b37      	ldr	r3, [pc, #220]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80089ac:	f003 0307 	and.w	r3, r3, #7
 80089b0:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	2b04      	cmp	r3, #4
 80089b6:	d861      	bhi.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 80089b8:	a201      	add	r2, pc, #4	@ (adr r2, 80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 80089ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089be:	bf00      	nop
 80089c0:	080089d5 	.word	0x080089d5
 80089c4:	080089e5 	.word	0x080089e5
 80089c8:	080089f5 	.word	0x080089f5
 80089cc:	08008a05 	.word	0x08008a05
 80089d0:	08008a0b 	.word	0x08008a0b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089d4:	f107 0320 	add.w	r3, r7, #32
 80089d8:	4618      	mov	r0, r3
 80089da:	f7fd fc4d 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089e2:	e04e      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089e4:	f107 0314 	add.w	r3, r7, #20
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7fd fdb1 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089f2:	e046      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089f4:	f107 0308 	add.w	r3, r7, #8
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7fd ff15 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a02:	e03e      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008a04:	4b23      	ldr	r3, [pc, #140]	@ (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008a06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a08:	e03b      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a10:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008a14:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a16:	4b1b      	ldr	r3, [pc, #108]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0302 	and.w	r3, r3, #2
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d10c      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d109      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a28:	4b16      	ldr	r3, [pc, #88]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	08db      	lsrs	r3, r3, #3
 8008a2e:	f003 0303 	and.w	r3, r3, #3
 8008a32:	4a15      	ldr	r2, [pc, #84]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008a34:	fa22 f303 	lsr.w	r3, r2, r3
 8008a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a3a:	e01e      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a3c:	4b11      	ldr	r3, [pc, #68]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a48:	d106      	bne.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8008a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a50:	d102      	bne.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008a52:	4b0e      	ldr	r3, [pc, #56]	@ (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a56:	e010      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a58:	4b0a      	ldr	r3, [pc, #40]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a64:	d106      	bne.n	8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a6c:	d102      	bne.n	8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008a6e:	4b08      	ldr	r3, [pc, #32]	@ (8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008a70:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a72:	e002      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008a74:	2300      	movs	r3, #0
 8008a76:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008a78:	e003      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8008a7a:	e002      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a80:	bf00      	nop
          }
        }
        break;
 8008a82:	e388      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a84:	44020c00 	.word	0x44020c00
 8008a88:	03d09000 	.word	0x03d09000
 8008a8c:	003d0900 	.word	0x003d0900
 8008a90:	017d7840 	.word	0x017d7840
 8008a94:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008a98:	4ba9      	ldr	r3, [pc, #676]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008aa2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa6:	2b20      	cmp	r3, #32
 8008aa8:	f200 809a 	bhi.w	8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8008aac:	a201      	add	r2, pc, #4	@ (adr r2, 8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8008aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab2:	bf00      	nop
 8008ab4:	08008b39 	.word	0x08008b39
 8008ab8:	08008be1 	.word	0x08008be1
 8008abc:	08008be1 	.word	0x08008be1
 8008ac0:	08008be1 	.word	0x08008be1
 8008ac4:	08008be1 	.word	0x08008be1
 8008ac8:	08008be1 	.word	0x08008be1
 8008acc:	08008be1 	.word	0x08008be1
 8008ad0:	08008be1 	.word	0x08008be1
 8008ad4:	08008b49 	.word	0x08008b49
 8008ad8:	08008be1 	.word	0x08008be1
 8008adc:	08008be1 	.word	0x08008be1
 8008ae0:	08008be1 	.word	0x08008be1
 8008ae4:	08008be1 	.word	0x08008be1
 8008ae8:	08008be1 	.word	0x08008be1
 8008aec:	08008be1 	.word	0x08008be1
 8008af0:	08008be1 	.word	0x08008be1
 8008af4:	08008b59 	.word	0x08008b59
 8008af8:	08008be1 	.word	0x08008be1
 8008afc:	08008be1 	.word	0x08008be1
 8008b00:	08008be1 	.word	0x08008be1
 8008b04:	08008be1 	.word	0x08008be1
 8008b08:	08008be1 	.word	0x08008be1
 8008b0c:	08008be1 	.word	0x08008be1
 8008b10:	08008be1 	.word	0x08008be1
 8008b14:	08008b69 	.word	0x08008b69
 8008b18:	08008be1 	.word	0x08008be1
 8008b1c:	08008be1 	.word	0x08008be1
 8008b20:	08008be1 	.word	0x08008be1
 8008b24:	08008be1 	.word	0x08008be1
 8008b28:	08008be1 	.word	0x08008be1
 8008b2c:	08008be1 	.word	0x08008be1
 8008b30:	08008be1 	.word	0x08008be1
 8008b34:	08008b6f 	.word	0x08008b6f
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b38:	f107 0320 	add.w	r3, r7, #32
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7fd fb9b 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b46:	e04e      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b48:	f107 0314 	add.w	r3, r7, #20
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f7fd fcff 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b56:	e046      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b58:	f107 0308 	add.w	r3, r7, #8
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7fd fe63 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b66:	e03e      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008b68:	4b76      	ldr	r3, [pc, #472]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008b6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b6c:	e03b      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b6e:	4b74      	ldr	r3, [pc, #464]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b74:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008b78:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b7a:	4b71      	ldr	r3, [pc, #452]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0302 	and.w	r3, r3, #2
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d10c      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8008b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d109      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b8c:	4b6c      	ldr	r3, [pc, #432]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	08db      	lsrs	r3, r3, #3
 8008b92:	f003 0303 	and.w	r3, r3, #3
 8008b96:	4a6c      	ldr	r2, [pc, #432]	@ (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008b98:	fa22 f303 	lsr.w	r3, r2, r3
 8008b9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b9e:	e01e      	b.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ba0:	4b67      	ldr	r3, [pc, #412]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ba8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bac:	d106      	bne.n	8008bbc <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8008bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bb4:	d102      	bne.n	8008bbc <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008bb6:	4b65      	ldr	r3, [pc, #404]	@ (8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bba:	e010      	b.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bbc:	4b60      	ldr	r3, [pc, #384]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bc8:	d106      	bne.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8008bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bd0:	d102      	bne.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008bd2:	4b5f      	ldr	r3, [pc, #380]	@ (8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bd6:	e002      	b.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008bdc:	e003      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008bde:	e002      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008be0:	2300      	movs	r3, #0
 8008be2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008be4:	bf00      	nop
          }
        }
        break;
 8008be6:	e2d6      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008be8:	4b55      	ldr	r3, [pc, #340]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008bee:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008bf2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bfa:	d031      	beq.n	8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c02:	d866      	bhi.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c06:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c08:	d027      	beq.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c0c:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c0e:	d860      	bhi.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c12:	2b80      	cmp	r3, #128	@ 0x80
 8008c14:	d019      	beq.n	8008c4a <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c18:	2b80      	cmp	r3, #128	@ 0x80
 8008c1a:	d85a      	bhi.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d003      	beq.n	8008c2a <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c24:	2b40      	cmp	r3, #64	@ 0x40
 8008c26:	d008      	beq.n	8008c3a <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008c28:	e053      	b.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c2a:	f107 0320 	add.w	r3, r7, #32
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7fd fb22 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c36:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c38:	e04e      	b.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c3a:	f107 0314 	add.w	r3, r7, #20
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7fd fc86 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c48:	e046      	b.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c4a:	f107 0308 	add.w	r3, r7, #8
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fd fdea 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c58:	e03e      	b.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008c5a:	4b3a      	ldr	r3, [pc, #232]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008c5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c5e:	e03b      	b.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c60:	4b37      	ldr	r3, [pc, #220]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c66:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c6c:	4b34      	ldr	r3, [pc, #208]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 0302 	and.w	r3, r3, #2
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d10c      	bne.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d109      	bne.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c7e:	4b30      	ldr	r3, [pc, #192]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	08db      	lsrs	r3, r3, #3
 8008c84:	f003 0303 	and.w	r3, r3, #3
 8008c88:	4a2f      	ldr	r2, [pc, #188]	@ (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8008c8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c90:	e01e      	b.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c92:	4b2b      	ldr	r3, [pc, #172]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c9e:	d106      	bne.n	8008cae <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ca6:	d102      	bne.n	8008cae <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ca8:	4b28      	ldr	r3, [pc, #160]	@ (8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cac:	e010      	b.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008cae:	4b24      	ldr	r3, [pc, #144]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cba:	d106      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cc2:	d102      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008cc4:	4b22      	ldr	r3, [pc, #136]	@ (8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cc8:	e002      	b.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008cce:	e003      	b.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008cd0:	e002      	b.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cd6:	bf00      	nop
          }
        }
        break;
 8008cd8:	e25d      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008cda:	4b19      	ldr	r3, [pc, #100]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ce0:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008ce4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d103      	bne.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008cec:	f7fb fb0e 	bl	800430c <HAL_RCC_GetPCLK2Freq>
 8008cf0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008cf2:	e250      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008cf4:	4b12      	ldr	r3, [pc, #72]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d00:	d10b      	bne.n	8008d1a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d08:	d107      	bne.n	8008d1a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d0a:	f107 0314 	add.w	r3, r7, #20
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7fd fc1e 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d14:	69bb      	ldr	r3, [r7, #24]
 8008d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d18:	e04f      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008d1a:	4b09      	ldr	r3, [pc, #36]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d26:	d115      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d2e:	d111      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d30:	f107 0308 	add.w	r3, r7, #8
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7fd fd77 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d3e:	e03c      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008d40:	44020c00 	.word	0x44020c00
 8008d44:	00bb8000 	.word	0x00bb8000
 8008d48:	03d09000 	.word	0x03d09000
 8008d4c:	003d0900 	.word	0x003d0900
 8008d50:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008d54:	4b94      	ldr	r3, [pc, #592]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	d10d      	bne.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d62:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d66:	d109      	bne.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d68:	4b8f      	ldr	r3, [pc, #572]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	08db      	lsrs	r3, r3, #3
 8008d6e:	f003 0303 	and.w	r3, r3, #3
 8008d72:	4a8e      	ldr	r2, [pc, #568]	@ (8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008d74:	fa22 f303 	lsr.w	r3, r2, r3
 8008d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d7a:	e01e      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008d7c:	4b8a      	ldr	r3, [pc, #552]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d88:	d106      	bne.n	8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8008d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d90:	d102      	bne.n	8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8008d92:	4b87      	ldr	r3, [pc, #540]	@ (8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d96:	e010      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8008d98:	4b83      	ldr	r3, [pc, #524]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008da0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008da4:	d106      	bne.n	8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8008da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008dac:	d102      	bne.n	8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8008dae:	4b81      	ldr	r3, [pc, #516]	@ (8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008db2:	e002      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008db8:	e1ed      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008dba:	e1ec      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008dbc:	4b7a      	ldr	r3, [pc, #488]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008dc2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008dc6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d103      	bne.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008dce:	f7fb fab3 	bl	8004338 <HAL_RCC_GetPCLK3Freq>
 8008dd2:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008dd4:	e1df      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8008dd6:	4b74      	ldr	r3, [pc, #464]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008de2:	d10b      	bne.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dea:	d107      	bne.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dec:	f107 0314 	add.w	r3, r7, #20
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7fd fbad 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dfa:	e045      	b.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008dfc:	4b6a      	ldr	r3, [pc, #424]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e08:	d10b      	bne.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8008e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e10:	d107      	bne.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e12:	f107 0308 	add.w	r3, r7, #8
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fd fd06 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e20:	e032      	b.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008e22:	4b61      	ldr	r3, [pc, #388]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d10d      	bne.n	8008e4a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008e34:	d109      	bne.n	8008e4a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e36:	4b5c      	ldr	r3, [pc, #368]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	08db      	lsrs	r3, r3, #3
 8008e3c:	f003 0303 	and.w	r3, r3, #3
 8008e40:	4a5a      	ldr	r2, [pc, #360]	@ (8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008e42:	fa22 f303 	lsr.w	r3, r2, r3
 8008e46:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e48:	e01e      	b.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8008e4a:	4b57      	ldr	r3, [pc, #348]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e56:	d106      	bne.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8008e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e5e:	d102      	bne.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8008e60:	4b53      	ldr	r3, [pc, #332]	@ (8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e64:	e010      	b.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8008e66:	4b50      	ldr	r3, [pc, #320]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e72:	d106      	bne.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8008e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e76:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008e7a:	d102      	bne.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8008e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e80:	e002      	b.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8008e82:	2300      	movs	r3, #0
 8008e84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e86:	e186      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008e88:	e185      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008e8a:	4b47      	ldr	r3, [pc, #284]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e90:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008e94:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d103      	bne.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008e9c:	f7fb fa36 	bl	800430c <HAL_RCC_GetPCLK2Freq>
 8008ea0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008ea2:	e178      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8008ea4:	4b40      	ldr	r3, [pc, #256]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008eac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008eb0:	d10b      	bne.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8008eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008eb8:	d107      	bne.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008eba:	f107 0314 	add.w	r3, r7, #20
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7fd fb46 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec8:	e045      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8008eca:	4b37      	ldr	r3, [pc, #220]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ed6:	d10b      	bne.n	8008ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ede:	d107      	bne.n	8008ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ee0:	f107 0308 	add.w	r3, r7, #8
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f7fd fc9f 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eee:	e032      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0302 	and.w	r3, r3, #2
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d10d      	bne.n	8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8008efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efe:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008f02:	d109      	bne.n	8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f04:	4b28      	ldr	r3, [pc, #160]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	08db      	lsrs	r3, r3, #3
 8008f0a:	f003 0303 	and.w	r3, r3, #3
 8008f0e:	4a27      	ldr	r2, [pc, #156]	@ (8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008f10:	fa22 f303 	lsr.w	r3, r2, r3
 8008f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f16:	e01e      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8008f18:	4b23      	ldr	r3, [pc, #140]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f24:	d106      	bne.n	8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8008f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f2c:	d102      	bne.n	8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8008f2e:	4b20      	ldr	r3, [pc, #128]	@ (8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f32:	e010      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008f34:	4b1c      	ldr	r3, [pc, #112]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f40:	d106      	bne.n	8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008f48:	d102      	bne.n	8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8008f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f4e:	e002      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8008f50:	2300      	movs	r3, #0
 8008f52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f54:	e11f      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f56:	e11e      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008f58:	4b13      	ldr	r3, [pc, #76]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f5e:	f003 0303 	and.w	r3, r3, #3
 8008f62:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f66:	2b03      	cmp	r3, #3
 8008f68:	d85f      	bhi.n	800902a <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8008f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8008f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f70:	08008f81 	.word	0x08008f81
 8008f74:	08008f89 	.word	0x08008f89
 8008f78:	08008f99 	.word	0x08008f99
 8008f7c:	08008fb9 	.word	0x08008fb9
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8008f80:	f7fb f992 	bl	80042a8 <HAL_RCC_GetHCLKFreq>
 8008f84:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008f86:	e053      	b.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f88:	f107 0320 	add.w	r3, r7, #32
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f7fd f973 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f96:	e04b      	b.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f98:	f107 0314 	add.w	r3, r7, #20
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7fd fad7 	bl	8006550 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8008fa2:	69fb      	ldr	r3, [r7, #28]
 8008fa4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fa6:	e043      	b.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008fa8:	44020c00 	.word	0x44020c00
 8008fac:	03d09000 	.word	0x03d09000
 8008fb0:	003d0900 	.word	0x003d0900
 8008fb4:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008fb8:	4b79      	ldr	r3, [pc, #484]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fbe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008fc4:	4b76      	ldr	r3, [pc, #472]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f003 0302 	and.w	r3, r3, #2
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d10c      	bne.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8008fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d109      	bne.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008fd6:	4b72      	ldr	r3, [pc, #456]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	08db      	lsrs	r3, r3, #3
 8008fdc:	f003 0303 	and.w	r3, r3, #3
 8008fe0:	4a70      	ldr	r2, [pc, #448]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8008fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8008fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fe8:	e01e      	b.n	8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008fea:	4b6d      	ldr	r3, [pc, #436]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ff6:	d106      	bne.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8008ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ffe:	d102      	bne.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009000:	4b69      	ldr	r3, [pc, #420]	@ (80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
 8009004:	e010      	b.n	8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009006:	4b66      	ldr	r3, [pc, #408]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800900e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009012:	d106      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8009014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009016:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800901a:	d102      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800901c:	4b63      	ldr	r3, [pc, #396]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800901e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009020:	e002      	b.n	8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009022:	2300      	movs	r3, #0
 8009024:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009026:	e003      	b.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009028:	e002      	b.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800902a:	2300      	movs	r3, #0
 800902c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800902e:	bf00      	nop
          }
        }
        break;
 8009030:	e0b1      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8009032:	4b5b      	ldr	r3, [pc, #364]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009034:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009038:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800903c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800903e:	4b58      	ldr	r3, [pc, #352]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009040:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009044:	f003 0302 	and.w	r3, r3, #2
 8009048:	2b02      	cmp	r3, #2
 800904a:	d106      	bne.n	800905a <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800904c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904e:	2b00      	cmp	r3, #0
 8009050:	d103      	bne.n	800905a <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8009052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009056:	637b      	str	r3, [r7, #52]	@ 0x34
 8009058:	e01f      	b.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800905a:	4b51      	ldr	r3, [pc, #324]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800905c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009060:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009064:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009068:	d106      	bne.n	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800906a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906c:	2b40      	cmp	r3, #64	@ 0x40
 800906e:	d103      	bne.n	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8009070:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009074:	637b      	str	r3, [r7, #52]	@ 0x34
 8009076:	e010      	b.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8009078:	4b49      	ldr	r3, [pc, #292]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009084:	d106      	bne.n	8009094 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8009086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009088:	2b80      	cmp	r3, #128	@ 0x80
 800908a:	d103      	bne.n	8009094 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800908c:	f248 0312 	movw	r3, #32786	@ 0x8012
 8009090:	637b      	str	r3, [r7, #52]	@ 0x34
 8009092:	e002      	b.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8009094:	2300      	movs	r3, #0
 8009096:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009098:	e07d      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800909a:	e07c      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800909c:	4b40      	ldr	r3, [pc, #256]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800909e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80090a6:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80090a8:	4b3d      	ldr	r3, [pc, #244]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80090b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090b4:	d105      	bne.n	80090c2 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d102      	bne.n	80090c2 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 80090bc:	4b3c      	ldr	r3, [pc, #240]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80090be:	637b      	str	r3, [r7, #52]	@ 0x34
 80090c0:	e031      	b.n	8009126 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80090c2:	4b37      	ldr	r3, [pc, #220]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090ce:	d10a      	bne.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 80090d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d2:	2b10      	cmp	r3, #16
 80090d4:	d107      	bne.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090d6:	f107 0320 	add.w	r3, r7, #32
 80090da:	4618      	mov	r0, r3
 80090dc:	f7fd f8cc 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80090e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80090e4:	e01f      	b.n	8009126 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80090e6:	4b2e      	ldr	r3, [pc, #184]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090ec:	f003 0302 	and.w	r3, r3, #2
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	d106      	bne.n	8009102 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 80090f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f6:	2b20      	cmp	r3, #32
 80090f8:	d103      	bne.n	8009102 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 80090fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009100:	e011      	b.n	8009126 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009102:	4b27      	ldr	r3, [pc, #156]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009104:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009108:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800910c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009110:	d106      	bne.n	8009120 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8009112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009114:	2b30      	cmp	r3, #48	@ 0x30
 8009116:	d103      	bne.n	8009120 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009118:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800911c:	637b      	str	r3, [r7, #52]	@ 0x34
 800911e:	e002      	b.n	8009126 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009120:	2300      	movs	r3, #0
 8009122:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009124:	e037      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009126:	e036      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009128:	4b1d      	ldr	r3, [pc, #116]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800912a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800912e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009132:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009136:	2b10      	cmp	r3, #16
 8009138:	d107      	bne.n	800914a <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800913a:	f107 0320 	add.w	r3, r7, #32
 800913e:	4618      	mov	r0, r3
 8009140:	f7fd f89a 	bl	8006278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009146:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009148:	e025      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800914a:	4b15      	ldr	r3, [pc, #84]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009152:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009156:	d10a      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8009158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915a:	2b20      	cmp	r3, #32
 800915c:	d107      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800915e:	f107 0308 	add.w	r3, r7, #8
 8009162:	4618      	mov	r0, r3
 8009164:	f7fd fb60 	bl	8006828 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	637b      	str	r3, [r7, #52]	@ 0x34
 800916c:	e00f      	b.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800916e:	4b0c      	ldr	r3, [pc, #48]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800917a:	d105      	bne.n	8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800917c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917e:	2b30      	cmp	r3, #48	@ 0x30
 8009180:	d102      	bne.n	8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8009182:	4b0b      	ldr	r3, [pc, #44]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009184:	637b      	str	r3, [r7, #52]	@ 0x34
 8009186:	e002      	b.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8009188:	2300      	movs	r3, #0
 800918a:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800918c:	e003      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800918e:	e002      	b.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8009190:	2300      	movs	r3, #0
 8009192:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009194:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8009196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009198:	4618      	mov	r0, r3
 800919a:	373c      	adds	r7, #60	@ 0x3c
 800919c:	46bd      	mov	sp, r7
 800919e:	bd90      	pop	{r4, r7, pc}
 80091a0:	44020c00 	.word	0x44020c00
 80091a4:	03d09000 	.word	0x03d09000
 80091a8:	003d0900 	.word	0x003d0900
 80091ac:	017d7840 	.word	0x017d7840
 80091b0:	02dc6c00 	.word	0x02dc6c00

080091b4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80091bc:	4b48      	ldr	r3, [pc, #288]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a47      	ldr	r2, [pc, #284]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80091c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80091c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80091c8:	f7f8 fada 	bl	8001780 <HAL_GetTick>
 80091cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80091ce:	e008      	b.n	80091e2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80091d0:	f7f8 fad6 	bl	8001780 <HAL_GetTick>
 80091d4:	4602      	mov	r2, r0
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d901      	bls.n	80091e2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80091de:	2303      	movs	r3, #3
 80091e0:	e07a      	b.n	80092d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80091e2:	4b3f      	ldr	r3, [pc, #252]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1f0      	bne.n	80091d0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80091ee:	4b3c      	ldr	r3, [pc, #240]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80091f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80091f6:	f023 0303 	bic.w	r3, r3, #3
 80091fa:	687a      	ldr	r2, [r7, #4]
 80091fc:	6811      	ldr	r1, [r2, #0]
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	6852      	ldr	r2, [r2, #4]
 8009202:	0212      	lsls	r2, r2, #8
 8009204:	430a      	orrs	r2, r1
 8009206:	4936      	ldr	r1, [pc, #216]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009208:	4313      	orrs	r3, r2
 800920a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	3b01      	subs	r3, #1
 8009212:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	3b01      	subs	r3, #1
 800921c:	025b      	lsls	r3, r3, #9
 800921e:	b29b      	uxth	r3, r3
 8009220:	431a      	orrs	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	3b01      	subs	r3, #1
 8009228:	041b      	lsls	r3, r3, #16
 800922a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800922e:	431a      	orrs	r2, r3
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	695b      	ldr	r3, [r3, #20]
 8009234:	3b01      	subs	r3, #1
 8009236:	061b      	lsls	r3, r3, #24
 8009238:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800923c:	4928      	ldr	r1, [pc, #160]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 800923e:	4313      	orrs	r3, r2
 8009240:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009242:	4b27      	ldr	r3, [pc, #156]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009246:	f023 020c 	bic.w	r2, r3, #12
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	4924      	ldr	r1, [pc, #144]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009250:	4313      	orrs	r3, r2
 8009252:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009254:	4b22      	ldr	r3, [pc, #136]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009258:	f023 0220 	bic.w	r2, r3, #32
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	69db      	ldr	r3, [r3, #28]
 8009260:	491f      	ldr	r1, [pc, #124]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009262:	4313      	orrs	r3, r2
 8009264:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009266:	4b1e      	ldr	r3, [pc, #120]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800926e:	491c      	ldr	r1, [pc, #112]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009270:	4313      	orrs	r3, r2
 8009272:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8009274:	4b1a      	ldr	r3, [pc, #104]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009278:	4a19      	ldr	r2, [pc, #100]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 800927a:	f023 0310 	bic.w	r3, r3, #16
 800927e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009280:	4b17      	ldr	r3, [pc, #92]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009284:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009288:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	6a12      	ldr	r2, [r2, #32]
 8009290:	00d2      	lsls	r2, r2, #3
 8009292:	4913      	ldr	r1, [pc, #76]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 8009294:	4313      	orrs	r3, r2
 8009296:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8009298:	4b11      	ldr	r3, [pc, #68]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 800929a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800929c:	4a10      	ldr	r2, [pc, #64]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 800929e:	f043 0310 	orr.w	r3, r3, #16
 80092a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80092a4:	4b0e      	ldr	r3, [pc, #56]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a0d      	ldr	r2, [pc, #52]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80092aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80092ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092b0:	f7f8 fa66 	bl	8001780 <HAL_GetTick>
 80092b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80092b6:	e008      	b.n	80092ca <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80092b8:	f7f8 fa62 	bl	8001780 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d901      	bls.n	80092ca <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e006      	b.n	80092d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80092ca:	4b05      	ldr	r3, [pc, #20]	@ (80092e0 <RCCEx_PLL2_Config+0x12c>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d0f0      	beq.n	80092b8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80092d6:	2300      	movs	r3, #0

}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	44020c00 	.word	0x44020c00

080092e4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 80092ec:	4b48      	ldr	r3, [pc, #288]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a47      	ldr	r2, [pc, #284]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80092f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092f6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092f8:	f7f8 fa42 	bl	8001780 <HAL_GetTick>
 80092fc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092fe:	e008      	b.n	8009312 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009300:	f7f8 fa3e 	bl	8001780 <HAL_GetTick>
 8009304:	4602      	mov	r2, r0
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	1ad3      	subs	r3, r2, r3
 800930a:	2b02      	cmp	r3, #2
 800930c:	d901      	bls.n	8009312 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800930e:	2303      	movs	r3, #3
 8009310:	e07a      	b.n	8009408 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009312:	4b3f      	ldr	r3, [pc, #252]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800931a:	2b00      	cmp	r3, #0
 800931c:	d1f0      	bne.n	8009300 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800931e:	4b3c      	ldr	r3, [pc, #240]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009322:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009326:	f023 0303 	bic.w	r3, r3, #3
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	6811      	ldr	r1, [r2, #0]
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	6852      	ldr	r2, [r2, #4]
 8009332:	0212      	lsls	r2, r2, #8
 8009334:	430a      	orrs	r2, r1
 8009336:	4936      	ldr	r1, [pc, #216]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009338:	4313      	orrs	r3, r2
 800933a:	630b      	str	r3, [r1, #48]	@ 0x30
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	3b01      	subs	r3, #1
 8009342:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	3b01      	subs	r3, #1
 800934c:	025b      	lsls	r3, r3, #9
 800934e:	b29b      	uxth	r3, r3
 8009350:	431a      	orrs	r2, r3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	3b01      	subs	r3, #1
 8009358:	041b      	lsls	r3, r3, #16
 800935a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800935e:	431a      	orrs	r2, r3
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	695b      	ldr	r3, [r3, #20]
 8009364:	3b01      	subs	r3, #1
 8009366:	061b      	lsls	r3, r3, #24
 8009368:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800936c:	4928      	ldr	r1, [pc, #160]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 800936e:	4313      	orrs	r3, r2
 8009370:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009372:	4b27      	ldr	r3, [pc, #156]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009376:	f023 020c 	bic.w	r2, r3, #12
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	699b      	ldr	r3, [r3, #24]
 800937e:	4924      	ldr	r1, [pc, #144]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009380:	4313      	orrs	r3, r2
 8009382:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009384:	4b22      	ldr	r3, [pc, #136]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009388:	f023 0220 	bic.w	r2, r3, #32
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	69db      	ldr	r3, [r3, #28]
 8009390:	491f      	ldr	r1, [pc, #124]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009392:	4313      	orrs	r3, r2
 8009394:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009396:	4b1e      	ldr	r3, [pc, #120]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 8009398:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800939e:	491c      	ldr	r1, [pc, #112]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093a0:	4313      	orrs	r3, r2
 80093a2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80093a4:	4b1a      	ldr	r3, [pc, #104]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093a8:	4a19      	ldr	r2, [pc, #100]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093aa:	f023 0310 	bic.w	r3, r3, #16
 80093ae:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80093b0:	4b17      	ldr	r3, [pc, #92]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093b8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	6a12      	ldr	r2, [r2, #32]
 80093c0:	00d2      	lsls	r2, r2, #3
 80093c2:	4913      	ldr	r1, [pc, #76]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093c4:	4313      	orrs	r3, r2
 80093c6:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80093c8:	4b11      	ldr	r3, [pc, #68]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093cc:	4a10      	ldr	r2, [pc, #64]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093ce:	f043 0310 	orr.w	r3, r3, #16
 80093d2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80093d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a0d      	ldr	r2, [pc, #52]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80093e0:	f7f8 f9ce 	bl	8001780 <HAL_GetTick>
 80093e4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093e6:	e008      	b.n	80093fa <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093e8:	f7f8 f9ca 	bl	8001780 <HAL_GetTick>
 80093ec:	4602      	mov	r2, r0
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	1ad3      	subs	r3, r2, r3
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d901      	bls.n	80093fa <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 80093f6:	2303      	movs	r3, #3
 80093f8:	e006      	b.n	8009408 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093fa:	4b05      	ldr	r3, [pc, #20]	@ (8009410 <RCCEx_PLL3_Config+0x12c>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009402:	2b00      	cmp	r3, #0
 8009404:	d0f0      	beq.n	80093e8 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	3710      	adds	r7, #16
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}
 8009410:	44020c00 	.word	0x44020c00

08009414 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b082      	sub	sp, #8
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d101      	bne.n	8009426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009422:	2301      	movs	r3, #1
 8009424:	e042      	b.n	80094ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800942c:	2b00      	cmp	r3, #0
 800942e:	d106      	bne.n	800943e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f7f8 f837 	bl	80014ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2224      	movs	r2, #36	@ 0x24
 8009442:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	681a      	ldr	r2, [r3, #0]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f022 0201 	bic.w	r2, r2, #1
 8009454:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800945a:	2b00      	cmp	r3, #0
 800945c:	d002      	beq.n	8009464 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 fa16 	bl	8009890 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f825 	bl	80094b4 <UART_SetConfig>
 800946a:	4603      	mov	r3, r0
 800946c:	2b01      	cmp	r3, #1
 800946e:	d101      	bne.n	8009474 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	e01b      	b.n	80094ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	685a      	ldr	r2, [r3, #4]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009482:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	689a      	ldr	r2, [r3, #8]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009492:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f042 0201 	orr.w	r2, r2, #1
 80094a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f000 fa95 	bl	80099d4 <UART_CheckIdleState>
 80094aa:	4603      	mov	r3, r0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80094b8:	b094      	sub	sp, #80	@ 0x50
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80094be:	2300      	movs	r3, #0
 80094c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80094c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	4b78      	ldr	r3, [pc, #480]	@ (80096ac <UART_SetConfig+0x1f8>)
 80094ca:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80094cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ce:	689a      	ldr	r2, [r3, #8]
 80094d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d2:	691b      	ldr	r3, [r3, #16]
 80094d4:	431a      	orrs	r2, r3
 80094d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d8:	695b      	ldr	r3, [r3, #20]
 80094da:	431a      	orrs	r2, r3
 80094dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094de:	69db      	ldr	r3, [r3, #28]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80094e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4971      	ldr	r1, [pc, #452]	@ (80096b0 <UART_SetConfig+0x1fc>)
 80094ec:	4019      	ands	r1, r3
 80094ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094f4:	430b      	orrs	r3, r1
 80094f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009504:	68d9      	ldr	r1, [r3, #12]
 8009506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	ea40 0301 	orr.w	r3, r0, r1
 800950e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009512:	699b      	ldr	r3, [r3, #24]
 8009514:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	4b64      	ldr	r3, [pc, #400]	@ (80096ac <UART_SetConfig+0x1f8>)
 800951c:	429a      	cmp	r2, r3
 800951e:	d009      	beq.n	8009534 <UART_SetConfig+0x80>
 8009520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	4b63      	ldr	r3, [pc, #396]	@ (80096b4 <UART_SetConfig+0x200>)
 8009526:	429a      	cmp	r2, r3
 8009528:	d004      	beq.n	8009534 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800952a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800952c:	6a1a      	ldr	r2, [r3, #32]
 800952e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009530:	4313      	orrs	r3, r2
 8009532:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800953e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009548:	430b      	orrs	r3, r1
 800954a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800954c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009552:	f023 000f 	bic.w	r0, r3, #15
 8009556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009558:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800955a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	ea40 0301 	orr.w	r3, r0, r1
 8009562:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	4b53      	ldr	r3, [pc, #332]	@ (80096b8 <UART_SetConfig+0x204>)
 800956a:	429a      	cmp	r2, r3
 800956c:	d102      	bne.n	8009574 <UART_SetConfig+0xc0>
 800956e:	2301      	movs	r3, #1
 8009570:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009572:	e066      	b.n	8009642 <UART_SetConfig+0x18e>
 8009574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009576:	681a      	ldr	r2, [r3, #0]
 8009578:	4b50      	ldr	r3, [pc, #320]	@ (80096bc <UART_SetConfig+0x208>)
 800957a:	429a      	cmp	r2, r3
 800957c:	d102      	bne.n	8009584 <UART_SetConfig+0xd0>
 800957e:	2302      	movs	r3, #2
 8009580:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009582:	e05e      	b.n	8009642 <UART_SetConfig+0x18e>
 8009584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	4b4d      	ldr	r3, [pc, #308]	@ (80096c0 <UART_SetConfig+0x20c>)
 800958a:	429a      	cmp	r2, r3
 800958c:	d102      	bne.n	8009594 <UART_SetConfig+0xe0>
 800958e:	2304      	movs	r3, #4
 8009590:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009592:	e056      	b.n	8009642 <UART_SetConfig+0x18e>
 8009594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	4b4a      	ldr	r3, [pc, #296]	@ (80096c4 <UART_SetConfig+0x210>)
 800959a:	429a      	cmp	r2, r3
 800959c:	d102      	bne.n	80095a4 <UART_SetConfig+0xf0>
 800959e:	2308      	movs	r3, #8
 80095a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095a2:	e04e      	b.n	8009642 <UART_SetConfig+0x18e>
 80095a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	4b47      	ldr	r3, [pc, #284]	@ (80096c8 <UART_SetConfig+0x214>)
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d102      	bne.n	80095b4 <UART_SetConfig+0x100>
 80095ae:	2310      	movs	r3, #16
 80095b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095b2:	e046      	b.n	8009642 <UART_SetConfig+0x18e>
 80095b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	4b44      	ldr	r3, [pc, #272]	@ (80096cc <UART_SetConfig+0x218>)
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d102      	bne.n	80095c4 <UART_SetConfig+0x110>
 80095be:	2320      	movs	r3, #32
 80095c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095c2:	e03e      	b.n	8009642 <UART_SetConfig+0x18e>
 80095c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	4b41      	ldr	r3, [pc, #260]	@ (80096d0 <UART_SetConfig+0x21c>)
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d102      	bne.n	80095d4 <UART_SetConfig+0x120>
 80095ce:	2340      	movs	r3, #64	@ 0x40
 80095d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095d2:	e036      	b.n	8009642 <UART_SetConfig+0x18e>
 80095d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	4b3e      	ldr	r3, [pc, #248]	@ (80096d4 <UART_SetConfig+0x220>)
 80095da:	429a      	cmp	r2, r3
 80095dc:	d102      	bne.n	80095e4 <UART_SetConfig+0x130>
 80095de:	2380      	movs	r3, #128	@ 0x80
 80095e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095e2:	e02e      	b.n	8009642 <UART_SetConfig+0x18e>
 80095e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	4b3b      	ldr	r3, [pc, #236]	@ (80096d8 <UART_SetConfig+0x224>)
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d103      	bne.n	80095f6 <UART_SetConfig+0x142>
 80095ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80095f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095f4:	e025      	b.n	8009642 <UART_SetConfig+0x18e>
 80095f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	4b38      	ldr	r3, [pc, #224]	@ (80096dc <UART_SetConfig+0x228>)
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d103      	bne.n	8009608 <UART_SetConfig+0x154>
 8009600:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009604:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009606:	e01c      	b.n	8009642 <UART_SetConfig+0x18e>
 8009608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	4b34      	ldr	r3, [pc, #208]	@ (80096e0 <UART_SetConfig+0x22c>)
 800960e:	429a      	cmp	r2, r3
 8009610:	d103      	bne.n	800961a <UART_SetConfig+0x166>
 8009612:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009616:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009618:	e013      	b.n	8009642 <UART_SetConfig+0x18e>
 800961a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	4b31      	ldr	r3, [pc, #196]	@ (80096e4 <UART_SetConfig+0x230>)
 8009620:	429a      	cmp	r2, r3
 8009622:	d103      	bne.n	800962c <UART_SetConfig+0x178>
 8009624:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009628:	64bb      	str	r3, [r7, #72]	@ 0x48
 800962a:	e00a      	b.n	8009642 <UART_SetConfig+0x18e>
 800962c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	4b1e      	ldr	r3, [pc, #120]	@ (80096ac <UART_SetConfig+0x1f8>)
 8009632:	429a      	cmp	r2, r3
 8009634:	d103      	bne.n	800963e <UART_SetConfig+0x18a>
 8009636:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800963a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800963c:	e001      	b.n	8009642 <UART_SetConfig+0x18e>
 800963e:	2300      	movs	r3, #0
 8009640:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	4b19      	ldr	r3, [pc, #100]	@ (80096ac <UART_SetConfig+0x1f8>)
 8009648:	429a      	cmp	r2, r3
 800964a:	d005      	beq.n	8009658 <UART_SetConfig+0x1a4>
 800964c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	4b18      	ldr	r3, [pc, #96]	@ (80096b4 <UART_SetConfig+0x200>)
 8009652:	429a      	cmp	r2, r3
 8009654:	f040 8094 	bne.w	8009780 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800965a:	2200      	movs	r2, #0
 800965c:	623b      	str	r3, [r7, #32]
 800965e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009660:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009664:	f7fd fa4c 	bl	8006b00 <HAL_RCCEx_GetPeriphCLKFreq>
 8009668:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800966a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800966c:	2b00      	cmp	r3, #0
 800966e:	f000 80f7 	beq.w	8009860 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009676:	4a1c      	ldr	r2, [pc, #112]	@ (80096e8 <UART_SetConfig+0x234>)
 8009678:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800967c:	461a      	mov	r2, r3
 800967e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009680:	fbb3 f3f2 	udiv	r3, r3, r2
 8009684:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009688:	685a      	ldr	r2, [r3, #4]
 800968a:	4613      	mov	r3, r2
 800968c:	005b      	lsls	r3, r3, #1
 800968e:	4413      	add	r3, r2
 8009690:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009692:	429a      	cmp	r2, r3
 8009694:	d305      	bcc.n	80096a2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800969c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800969e:	429a      	cmp	r2, r3
 80096a0:	d924      	bls.n	80096ec <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 80096a2:	2301      	movs	r3, #1
 80096a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80096a8:	e069      	b.n	800977e <UART_SetConfig+0x2ca>
 80096aa:	bf00      	nop
 80096ac:	44002400 	.word	0x44002400
 80096b0:	cfff69f3 	.word	0xcfff69f3
 80096b4:	54002400 	.word	0x54002400
 80096b8:	40013800 	.word	0x40013800
 80096bc:	40004400 	.word	0x40004400
 80096c0:	40004800 	.word	0x40004800
 80096c4:	40004c00 	.word	0x40004c00
 80096c8:	40005000 	.word	0x40005000
 80096cc:	40006400 	.word	0x40006400
 80096d0:	40007800 	.word	0x40007800
 80096d4:	40007c00 	.word	0x40007c00
 80096d8:	40008000 	.word	0x40008000
 80096dc:	40006800 	.word	0x40006800
 80096e0:	40006c00 	.word	0x40006c00
 80096e4:	40008400 	.word	0x40008400
 80096e8:	08009f5c 	.word	0x08009f5c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096ee:	2200      	movs	r2, #0
 80096f0:	61bb      	str	r3, [r7, #24]
 80096f2:	61fa      	str	r2, [r7, #28]
 80096f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f8:	4a64      	ldr	r2, [pc, #400]	@ (800988c <UART_SetConfig+0x3d8>)
 80096fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096fe:	b29b      	uxth	r3, r3
 8009700:	2200      	movs	r2, #0
 8009702:	613b      	str	r3, [r7, #16]
 8009704:	617a      	str	r2, [r7, #20]
 8009706:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800970a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800970e:	f7f7 f9dd 	bl	8000acc <__aeabi_uldivmod>
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	4610      	mov	r0, r2
 8009718:	4619      	mov	r1, r3
 800971a:	f04f 0200 	mov.w	r2, #0
 800971e:	f04f 0300 	mov.w	r3, #0
 8009722:	020b      	lsls	r3, r1, #8
 8009724:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009728:	0202      	lsls	r2, r0, #8
 800972a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800972c:	6849      	ldr	r1, [r1, #4]
 800972e:	0849      	lsrs	r1, r1, #1
 8009730:	2000      	movs	r0, #0
 8009732:	460c      	mov	r4, r1
 8009734:	4605      	mov	r5, r0
 8009736:	eb12 0804 	adds.w	r8, r2, r4
 800973a:	eb43 0905 	adc.w	r9, r3, r5
 800973e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	2200      	movs	r2, #0
 8009744:	60bb      	str	r3, [r7, #8]
 8009746:	60fa      	str	r2, [r7, #12]
 8009748:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800974c:	4640      	mov	r0, r8
 800974e:	4649      	mov	r1, r9
 8009750:	f7f7 f9bc 	bl	8000acc <__aeabi_uldivmod>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	4613      	mov	r3, r2
 800975a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800975c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800975e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009762:	d308      	bcc.n	8009776 <UART_SetConfig+0x2c2>
 8009764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009766:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800976a:	d204      	bcs.n	8009776 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800976c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009772:	60da      	str	r2, [r3, #12]
 8009774:	e003      	b.n	800977e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8009776:	2301      	movs	r3, #1
 8009778:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800977c:	e070      	b.n	8009860 <UART_SetConfig+0x3ac>
 800977e:	e06f      	b.n	8009860 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009782:	69db      	ldr	r3, [r3, #28]
 8009784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009788:	d13c      	bne.n	8009804 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800978a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800978c:	2200      	movs	r2, #0
 800978e:	603b      	str	r3, [r7, #0]
 8009790:	607a      	str	r2, [r7, #4]
 8009792:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009796:	f7fd f9b3 	bl	8006b00 <HAL_RCCEx_GetPeriphCLKFreq>
 800979a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800979c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d05e      	beq.n	8009860 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a6:	4a39      	ldr	r2, [pc, #228]	@ (800988c <UART_SetConfig+0x3d8>)
 80097a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097ac:	461a      	mov	r2, r3
 80097ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80097b4:	005a      	lsls	r2, r3, #1
 80097b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	085b      	lsrs	r3, r3, #1
 80097bc:	441a      	add	r2, r3
 80097be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ca:	2b0f      	cmp	r3, #15
 80097cc:	d916      	bls.n	80097fc <UART_SetConfig+0x348>
 80097ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097d4:	d212      	bcs.n	80097fc <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097d8:	b29b      	uxth	r3, r3
 80097da:	f023 030f 	bic.w	r3, r3, #15
 80097de:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097e2:	085b      	lsrs	r3, r3, #1
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	f003 0307 	and.w	r3, r3, #7
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80097ee:	4313      	orrs	r3, r2
 80097f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80097f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80097f8:	60da      	str	r2, [r3, #12]
 80097fa:	e031      	b.n	8009860 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009802:	e02d      	b.n	8009860 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009806:	2200      	movs	r2, #0
 8009808:	469a      	mov	sl, r3
 800980a:	4693      	mov	fp, r2
 800980c:	4650      	mov	r0, sl
 800980e:	4659      	mov	r1, fp
 8009810:	f7fd f976 	bl	8006b00 <HAL_RCCEx_GetPeriphCLKFreq>
 8009814:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009818:	2b00      	cmp	r3, #0
 800981a:	d021      	beq.n	8009860 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800981c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800981e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009820:	4a1a      	ldr	r2, [pc, #104]	@ (800988c <UART_SetConfig+0x3d8>)
 8009822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009826:	461a      	mov	r2, r3
 8009828:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800982a:	fbb3 f2f2 	udiv	r2, r3, r2
 800982e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	085b      	lsrs	r3, r3, #1
 8009834:	441a      	add	r2, r3
 8009836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	fbb2 f3f3 	udiv	r3, r2, r3
 800983e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009842:	2b0f      	cmp	r3, #15
 8009844:	d909      	bls.n	800985a <UART_SetConfig+0x3a6>
 8009846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800984c:	d205      	bcs.n	800985a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800984e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009850:	b29a      	uxth	r2, r3
 8009852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	60da      	str	r2, [r3, #12]
 8009858:	e002      	b.n	8009860 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009862:	2201      	movs	r2, #1
 8009864:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986a:	2201      	movs	r2, #1
 800986c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009872:	2200      	movs	r2, #0
 8009874:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009878:	2200      	movs	r2, #0
 800987a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800987c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009880:	4618      	mov	r0, r3
 8009882:	3750      	adds	r7, #80	@ 0x50
 8009884:	46bd      	mov	sp, r7
 8009886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800988a:	bf00      	nop
 800988c:	08009f5c 	.word	0x08009f5c

08009890 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800989c:	f003 0308 	and.w	r3, r3, #8
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d00a      	beq.n	80098ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098be:	f003 0301 	and.w	r3, r3, #1
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00a      	beq.n	80098dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e0:	f003 0302 	and.w	r3, r3, #2
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00a      	beq.n	80098fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	430a      	orrs	r2, r1
 80098fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009902:	f003 0304 	and.w	r3, r3, #4
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00a      	beq.n	8009920 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	685b      	ldr	r3, [r3, #4]
 8009910:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	430a      	orrs	r2, r1
 800991e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009924:	f003 0310 	and.w	r3, r3, #16
 8009928:	2b00      	cmp	r3, #0
 800992a:	d00a      	beq.n	8009942 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	689b      	ldr	r3, [r3, #8]
 8009932:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	430a      	orrs	r2, r1
 8009940:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009946:	f003 0320 	and.w	r3, r3, #32
 800994a:	2b00      	cmp	r3, #0
 800994c:	d00a      	beq.n	8009964 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	430a      	orrs	r2, r1
 8009962:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800996c:	2b00      	cmp	r3, #0
 800996e:	d01a      	beq.n	80099a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	430a      	orrs	r2, r1
 8009984:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800998a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800998e:	d10a      	bne.n	80099a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	430a      	orrs	r2, r1
 80099a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d00a      	beq.n	80099c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	430a      	orrs	r2, r1
 80099c6:	605a      	str	r2, [r3, #4]
  }
}
 80099c8:	bf00      	nop
 80099ca:	370c      	adds	r7, #12
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr

080099d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b098      	sub	sp, #96	@ 0x60
 80099d8:	af02      	add	r7, sp, #8
 80099da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099e4:	f7f7 fecc 	bl	8001780 <HAL_GetTick>
 80099e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0308 	and.w	r3, r3, #8
 80099f4:	2b08      	cmp	r3, #8
 80099f6:	d12f      	bne.n	8009a58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a00:	2200      	movs	r2, #0
 8009a02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f88e 	bl	8009b28 <UART_WaitOnFlagUntilTimeout>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d022      	beq.n	8009a58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a1a:	e853 3f00 	ldrex	r3, [r3]
 8009a1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a26:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a38:	e841 2300 	strex	r3, r2, [r1]
 8009a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d1e6      	bne.n	8009a12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2220      	movs	r2, #32
 8009a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a54:	2303      	movs	r3, #3
 8009a56:	e063      	b.n	8009b20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f003 0304 	and.w	r3, r3, #4
 8009a62:	2b04      	cmp	r3, #4
 8009a64:	d149      	bne.n	8009afa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a6a:	9300      	str	r3, [sp, #0]
 8009a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 f857 	bl	8009b28 <UART_WaitOnFlagUntilTimeout>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d03c      	beq.n	8009afa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a88:	e853 3f00 	ldrex	r3, [r3]
 8009a8c:	623b      	str	r3, [r7, #32]
   return(result);
 8009a8e:	6a3b      	ldr	r3, [r7, #32]
 8009a90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aa6:	e841 2300 	strex	r3, r2, [r1]
 8009aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d1e6      	bne.n	8009a80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	3308      	adds	r3, #8
 8009ab8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	e853 3f00 	ldrex	r3, [r3]
 8009ac0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f023 0301 	bic.w	r3, r3, #1
 8009ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	3308      	adds	r3, #8
 8009ad0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ad2:	61fa      	str	r2, [r7, #28]
 8009ad4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad6:	69b9      	ldr	r1, [r7, #24]
 8009ad8:	69fa      	ldr	r2, [r7, #28]
 8009ada:	e841 2300 	strex	r3, r2, [r1]
 8009ade:	617b      	str	r3, [r7, #20]
   return(result);
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d1e5      	bne.n	8009ab2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2220      	movs	r2, #32
 8009aea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e012      	b.n	8009b20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2220      	movs	r2, #32
 8009afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3758      	adds	r7, #88	@ 0x58
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	603b      	str	r3, [r7, #0]
 8009b34:	4613      	mov	r3, r2
 8009b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b38:	e04f      	b.n	8009bda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b3a:	69bb      	ldr	r3, [r7, #24]
 8009b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b40:	d04b      	beq.n	8009bda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b42:	f7f7 fe1d 	bl	8001780 <HAL_GetTick>
 8009b46:	4602      	mov	r2, r0
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	1ad3      	subs	r3, r2, r3
 8009b4c:	69ba      	ldr	r2, [r7, #24]
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d302      	bcc.n	8009b58 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b52:	69bb      	ldr	r3, [r7, #24]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d101      	bne.n	8009b5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b58:	2303      	movs	r3, #3
 8009b5a:	e04e      	b.n	8009bfa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f003 0304 	and.w	r3, r3, #4
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d037      	beq.n	8009bda <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	2b80      	cmp	r3, #128	@ 0x80
 8009b6e:	d034      	beq.n	8009bda <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	2b40      	cmp	r3, #64	@ 0x40
 8009b74:	d031      	beq.n	8009bda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	69db      	ldr	r3, [r3, #28]
 8009b7c:	f003 0308 	and.w	r3, r3, #8
 8009b80:	2b08      	cmp	r3, #8
 8009b82:	d110      	bne.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2208      	movs	r2, #8
 8009b8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	f000 f838 	bl	8009c02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2208      	movs	r2, #8
 8009b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e029      	b.n	8009bfa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	69db      	ldr	r3, [r3, #28]
 8009bac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009bb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bb4:	d111      	bne.n	8009bda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009bbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	f000 f81e 	bl	8009c02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2220      	movs	r2, #32
 8009bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009bd6:	2303      	movs	r3, #3
 8009bd8:	e00f      	b.n	8009bfa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	69da      	ldr	r2, [r3, #28]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	4013      	ands	r3, r2
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	bf0c      	ite	eq
 8009bea:	2301      	moveq	r3, #1
 8009bec:	2300      	movne	r3, #0
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	79fb      	ldrb	r3, [r7, #7]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d0a0      	beq.n	8009b3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c02:	b480      	push	{r7}
 8009c04:	b095      	sub	sp, #84	@ 0x54
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c12:	e853 3f00 	ldrex	r3, [r3]
 8009c16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	461a      	mov	r2, r3
 8009c26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c30:	e841 2300 	strex	r3, r2, [r1]
 8009c34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d1e6      	bne.n	8009c0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	3308      	adds	r3, #8
 8009c42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c44:	6a3b      	ldr	r3, [r7, #32]
 8009c46:	e853 3f00 	ldrex	r3, [r3]
 8009c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c52:	f023 0301 	bic.w	r3, r3, #1
 8009c56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	3308      	adds	r3, #8
 8009c5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c68:	e841 2300 	strex	r3, r2, [r1]
 8009c6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d1e3      	bne.n	8009c3c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d118      	bne.n	8009cae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	e853 3f00 	ldrex	r3, [r3]
 8009c88:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	f023 0310 	bic.w	r3, r3, #16
 8009c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	461a      	mov	r2, r3
 8009c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c9a:	61bb      	str	r3, [r7, #24]
 8009c9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9e:	6979      	ldr	r1, [r7, #20]
 8009ca0:	69ba      	ldr	r2, [r7, #24]
 8009ca2:	e841 2300 	strex	r3, r2, [r1]
 8009ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d1e6      	bne.n	8009c7c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009cc2:	bf00      	nop
 8009cc4:	3754      	adds	r7, #84	@ 0x54
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ccc:	4770      	bx	lr

08009cce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009cce:	b480      	push	{r7}
 8009cd0:	b085      	sub	sp, #20
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d101      	bne.n	8009ce4 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ce0:	2302      	movs	r3, #2
 8009ce2:	e027      	b.n	8009d34 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2224      	movs	r2, #36	@ 0x24
 8009cf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f022 0201 	bic.w	r2, r2, #1
 8009d0a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d12:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68fa      	ldr	r2, [r7, #12]
 8009d20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2220      	movs	r2, #32
 8009d26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3714      	adds	r7, #20
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d101      	bne.n	8009d58 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d54:	2302      	movs	r3, #2
 8009d56:	e02d      	b.n	8009db4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2224      	movs	r2, #36	@ 0x24
 8009d64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	681a      	ldr	r2, [r3, #0]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f022 0201 	bic.w	r2, r2, #1
 8009d7e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	689b      	ldr	r3, [r3, #8]
 8009d86:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	683a      	ldr	r2, [r7, #0]
 8009d90:	430a      	orrs	r2, r1
 8009d92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f000 f84f 	bl	8009e38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68fa      	ldr	r2, [r7, #12]
 8009da0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2220      	movs	r2, #32
 8009da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d101      	bne.n	8009dd4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	e02d      	b.n	8009e30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2224      	movs	r2, #36	@ 0x24
 8009de0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f022 0201 	bic.w	r2, r2, #1
 8009dfa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 f811 	bl	8009e38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	68fa      	ldr	r2, [r7, #12]
 8009e1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2220      	movs	r2, #32
 8009e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e2e:	2300      	movs	r3, #0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3710      	adds	r7, #16
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d108      	bne.n	8009e5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2201      	movs	r2, #1
 8009e54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e58:	e031      	b.n	8009ebe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e5a:	2308      	movs	r3, #8
 8009e5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e5e:	2308      	movs	r3, #8
 8009e60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	0e5b      	lsrs	r3, r3, #25
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	f003 0307 	and.w	r3, r3, #7
 8009e70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	0f5b      	lsrs	r3, r3, #29
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	f003 0307 	and.w	r3, r3, #7
 8009e80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e82:	7bbb      	ldrb	r3, [r7, #14]
 8009e84:	7b3a      	ldrb	r2, [r7, #12]
 8009e86:	4911      	ldr	r1, [pc, #68]	@ (8009ecc <UARTEx_SetNbDataToProcess+0x94>)
 8009e88:	5c8a      	ldrb	r2, [r1, r2]
 8009e8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e8e:	7b3a      	ldrb	r2, [r7, #12]
 8009e90:	490f      	ldr	r1, [pc, #60]	@ (8009ed0 <UARTEx_SetNbDataToProcess+0x98>)
 8009e92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e94:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e98:	b29a      	uxth	r2, r3
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ea0:	7bfb      	ldrb	r3, [r7, #15]
 8009ea2:	7b7a      	ldrb	r2, [r7, #13]
 8009ea4:	4909      	ldr	r1, [pc, #36]	@ (8009ecc <UARTEx_SetNbDataToProcess+0x94>)
 8009ea6:	5c8a      	ldrb	r2, [r1, r2]
 8009ea8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009eac:	7b7a      	ldrb	r2, [r7, #13]
 8009eae:	4908      	ldr	r1, [pc, #32]	@ (8009ed0 <UARTEx_SetNbDataToProcess+0x98>)
 8009eb0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009eb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009ebe:	bf00      	nop
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	08009f74 	.word	0x08009f74
 8009ed0:	08009f7c 	.word	0x08009f7c

08009ed4 <memset>:
 8009ed4:	4402      	add	r2, r0
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d100      	bne.n	8009ede <memset+0xa>
 8009edc:	4770      	bx	lr
 8009ede:	f803 1b01 	strb.w	r1, [r3], #1
 8009ee2:	e7f9      	b.n	8009ed8 <memset+0x4>

08009ee4 <__libc_init_array>:
 8009ee4:	b570      	push	{r4, r5, r6, lr}
 8009ee6:	4d0d      	ldr	r5, [pc, #52]	@ (8009f1c <__libc_init_array+0x38>)
 8009ee8:	2600      	movs	r6, #0
 8009eea:	4c0d      	ldr	r4, [pc, #52]	@ (8009f20 <__libc_init_array+0x3c>)
 8009eec:	1b64      	subs	r4, r4, r5
 8009eee:	10a4      	asrs	r4, r4, #2
 8009ef0:	42a6      	cmp	r6, r4
 8009ef2:	d109      	bne.n	8009f08 <__libc_init_array+0x24>
 8009ef4:	4d0b      	ldr	r5, [pc, #44]	@ (8009f24 <__libc_init_array+0x40>)
 8009ef6:	2600      	movs	r6, #0
 8009ef8:	4c0b      	ldr	r4, [pc, #44]	@ (8009f28 <__libc_init_array+0x44>)
 8009efa:	f000 f817 	bl	8009f2c <_init>
 8009efe:	1b64      	subs	r4, r4, r5
 8009f00:	10a4      	asrs	r4, r4, #2
 8009f02:	42a6      	cmp	r6, r4
 8009f04:	d105      	bne.n	8009f12 <__libc_init_array+0x2e>
 8009f06:	bd70      	pop	{r4, r5, r6, pc}
 8009f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f0c:	3601      	adds	r6, #1
 8009f0e:	4798      	blx	r3
 8009f10:	e7ee      	b.n	8009ef0 <__libc_init_array+0xc>
 8009f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f16:	3601      	adds	r6, #1
 8009f18:	4798      	blx	r3
 8009f1a:	e7f2      	b.n	8009f02 <__libc_init_array+0x1e>
 8009f1c:	08009f8c 	.word	0x08009f8c
 8009f20:	08009f8c 	.word	0x08009f8c
 8009f24:	08009f8c 	.word	0x08009f8c
 8009f28:	08009f90 	.word	0x08009f90

08009f2c <_init>:
 8009f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2e:	bf00      	nop
 8009f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f32:	bc08      	pop	{r3}
 8009f34:	469e      	mov	lr, r3
 8009f36:	4770      	bx	lr

08009f38 <_fini>:
 8009f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f3a:	bf00      	nop
 8009f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f3e:	bc08      	pop	{r3}
 8009f40:	469e      	mov	lr, r3
 8009f42:	4770      	bx	lr
