$comment
	File created using the following command:
		vcd file RAM.msim.vcd -direction
$end
$date
	Mon Dec 05 13:18:51 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ram_vhd_vec_tst $end
$var wire 1 ! address [7] $end
$var wire 1 " address [6] $end
$var wire 1 # address [5] $end
$var wire 1 $ address [4] $end
$var wire 1 % address [3] $end
$var wire 1 & address [2] $end
$var wire 1 ' address [1] $end
$var wire 1 ( address [0] $end
$var wire 1 ) clock $end
$var wire 1 * data [7] $end
$var wire 1 + data [6] $end
$var wire 1 , data [5] $end
$var wire 1 - data [4] $end
$var wire 1 . data [3] $end
$var wire 1 / data [2] $end
$var wire 1 0 data [1] $end
$var wire 1 1 data [0] $end
$var wire 1 2 q [7] $end
$var wire 1 3 q [6] $end
$var wire 1 4 q [5] $end
$var wire 1 5 q [4] $end
$var wire 1 6 q [3] $end
$var wire 1 7 q [2] $end
$var wire 1 8 q [1] $end
$var wire 1 9 q [0] $end
$var wire 1 : we $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_q [7] $end
$var wire 1 E ww_q [6] $end
$var wire 1 F ww_q [5] $end
$var wire 1 G ww_q [4] $end
$var wire 1 H ww_q [3] $end
$var wire 1 I ww_q [2] $end
$var wire 1 J ww_q [1] $end
$var wire 1 K ww_q [0] $end
$var wire 1 L ww_clock $end
$var wire 1 M ww_we $end
$var wire 1 N ww_address [7] $end
$var wire 1 O ww_address [6] $end
$var wire 1 P ww_address [5] $end
$var wire 1 Q ww_address [4] $end
$var wire 1 R ww_address [3] $end
$var wire 1 S ww_address [2] $end
$var wire 1 T ww_address [1] $end
$var wire 1 U ww_address [0] $end
$var wire 1 V ww_data [7] $end
$var wire 1 W ww_data [6] $end
$var wire 1 X ww_data [5] $end
$var wire 1 Y ww_data [4] $end
$var wire 1 Z ww_data [3] $end
$var wire 1 [ ww_data [2] $end
$var wire 1 \ ww_data [1] $end
$var wire 1 ] ww_data [0] $end
$var wire 1 ^ \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 _ \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 ` \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 a \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 b \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 c \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 d \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 e \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 f \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 g \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 h \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 i \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 j \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 k \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 l \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 m \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 n \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 o \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 p \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 q \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 r \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 s \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 t \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 u \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 v \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 w \inst|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 x \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 y \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 z \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 { \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 | \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 } \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 ~ \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 !! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 "! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 #! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 $! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 %! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 &! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 '! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 (! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 )! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 *! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 +! \inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 ,! \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 -! \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 .! \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 /! \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 0! \q[7]~output_o\ $end
$var wire 1 1! \q[6]~output_o\ $end
$var wire 1 2! \q[5]~output_o\ $end
$var wire 1 3! \q[4]~output_o\ $end
$var wire 1 4! \q[3]~output_o\ $end
$var wire 1 5! \q[2]~output_o\ $end
$var wire 1 6! \q[1]~output_o\ $end
$var wire 1 7! \q[0]~output_o\ $end
$var wire 1 8! \we~input_o\ $end
$var wire 1 9! \clock~input_o\ $end
$var wire 1 :! \clock~inputclkctrl_outclk\ $end
$var wire 1 ;! \data[0]~input_o\ $end
$var wire 1 <! \address[0]~input_o\ $end
$var wire 1 =! \address[1]~input_o\ $end
$var wire 1 >! \address[2]~input_o\ $end
$var wire 1 ?! \address[3]~input_o\ $end
$var wire 1 @! \address[4]~input_o\ $end
$var wire 1 A! \address[5]~input_o\ $end
$var wire 1 B! \address[6]~input_o\ $end
$var wire 1 C! \address[7]~input_o\ $end
$var wire 1 D! \data[1]~input_o\ $end
$var wire 1 E! \data[2]~input_o\ $end
$var wire 1 F! \data[3]~input_o\ $end
$var wire 1 G! \data[4]~input_o\ $end
$var wire 1 H! \data[5]~input_o\ $end
$var wire 1 I! \data[6]~input_o\ $end
$var wire 1 J! \data[7]~input_o\ $end
$var wire 1 K! \inst|sram|ram_block|auto_generated|q_a\ [7] $end
$var wire 1 L! \inst|sram|ram_block|auto_generated|q_a\ [6] $end
$var wire 1 M! \inst|sram|ram_block|auto_generated|q_a\ [5] $end
$var wire 1 N! \inst|sram|ram_block|auto_generated|q_a\ [4] $end
$var wire 1 O! \inst|sram|ram_block|auto_generated|q_a\ [3] $end
$var wire 1 P! \inst|sram|ram_block|auto_generated|q_a\ [2] $end
$var wire 1 Q! \inst|sram|ram_block|auto_generated|q_a\ [1] $end
$var wire 1 R! \inst|sram|ram_block|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1:
0;
1<
x=
1>
1?
1@
1A
1B
1C
0L
1M
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
0.
0/
00
01
0D
0E
0F
0G
0H
0I
0J
0K
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1,!
1-!
1.!
0/!
02
03
04
05
06
07
08
09
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
$end
#20000
1)
1L
19!
1/!
1:!
#40000
0)
1(
1-
0L
1U
1Y
1G!
1<!
09!
1k
1w
0/!
0:!
#60000
1)
1L
19!
1/!
1:!
#60500
1'!
1N!
13!
1G
15
#80000
0)
0(
0-
1'
1.
10
0L
0U
1T
1\
1Z
0Y
0G!
1F!
1D!
1=!
0<!
09!
1n
1l
0k
0w
1v
0/!
0:!
#100000
1)
1L
19!
1/!
1:!
#100500
1*!
1(!
0'!
1Q!
1O!
0N!
03!
14!
16!
0G
1H
1J
18
16
05
#120000
0)
1-
0.
00
1%
1,
1/
0L
0\
1[
0Z
1Y
1X
1R
1?!
1H!
1G!
0F!
1E!
0D!
09!
1t
0n
1m
0l
1k
1j
0/!
0:!
#140000
1)
1L
19!
1/!
1:!
#140500
0*!
1)!
0(!
1'!
1&!
0Q!
1P!
0O!
1N!
1M!
12!
13!
04!
15!
06!
1F
1G
0H
1I
0J
08
17
06
15
14
#160000
0)
0-
0%
0/
1(
0L
0[
0Y
1U
0R
0?!
1<!
0G!
0E!
09!
1w
0t
0m
0k
0/!
0:!
#180000
1)
1L
19!
1/!
1:!
#180500
0)!
0'!
0P!
0N!
03!
05!
0G
0I
07
05
#200000
0)
0(
1.
10
0,
0'
1&
11
0L
0U
0T
1S
1]
1\
1Z
0X
0H!
1F!
1D!
1;!
1>!
0=!
0<!
09!
1o
1n
1l
0j
0w
0v
1u
0/!
0:!
#220000
1)
1L
19!
1/!
1:!
#220500
1+!
1*!
1(!
0&!
1R!
1Q!
1O!
0M!
02!
14!
16!
17!
0F
1H
1J
1K
19
18
16
04
#240000
0)
1(
0.
00
1'
0&
01
1%
0L
1U
1T
0S
1R
0]
0\
0Z
0F!
0D!
0;!
1?!
0>!
1=!
1<!
09!
0o
0n
0l
1w
1v
0u
1t
0/!
0:!
#260000
1)
1L
19!
1/!
1:!
#260500
0+!
0*!
0(!
0R!
0Q!
0O!
04!
06!
07!
0H
0J
0K
09
08
06
#280000
0)
0'
1&
0%
1,
1-
0L
0T
1S
0R
1Y
1X
1H!
1G!
0?!
1>!
0=!
09!
1k
1j
0v
1u
0t
0/!
0:!
#300000
1)
1L
19!
1/!
1:!
#300500
1'!
1&!
1N!
1M!
12!
13!
1F
1G
15
14
#320000
0)
1'
0,
0-
0(
1.
10
11
0L
0U
1T
1]
1\
1Z
0Y
0X
0H!
0G!
1F!
1D!
1;!
1=!
0<!
09!
1o
1n
1l
0k
0j
0w
1v
0/!
0:!
#340000
1)
1L
19!
1/!
1:!
#340500
1+!
1*!
1(!
0'!
0&!
1R!
1Q!
1O!
0N!
0M!
02!
03!
14!
16!
17!
0F
0G
1H
1J
1K
19
18
16
05
04
#360000
0)
1(
0.
00
01
0&
1%
0L
1U
0S
1R
0]
0\
0Z
0F!
0D!
0;!
1?!
0>!
1<!
09!
0o
0n
0l
1w
0u
1t
0/!
0:!
#380000
1)
1L
19!
1/!
1:!
#380500
0+!
0*!
0(!
0R!
0Q!
0O!
04!
06!
07!
0H
0J
0K
09
08
06
#400000
0)
0(
0%
0'
0L
0U
0T
0R
0?!
0=!
0<!
09!
0w
0v
0t
0/!
0:!
#420000
1)
1L
19!
1/!
1:!
#440000
0)
0L
09!
0/!
0:!
#460000
1)
1L
19!
1/!
1:!
#480000
0)
0L
09!
0/!
0:!
#500000
1)
0:
1L
0M
08!
19!
1/!
1:!
#520000
0)
0L
09!
0/!
0:!
#540000
1)
1L
19!
1/!
1:!
#560000
0)
0L
09!
0/!
0:!
#570000
1%
1'
1T
1R
1?!
1=!
1v
1t
#580000
1)
1L
19!
1/!
1:!
#580500
1)!
1'!
1&!
1P!
1N!
1M!
12!
13!
15!
1F
1G
1I
17
15
14
#600000
0)
0L
09!
0/!
0:!
#620000
1)
1L
19!
1/!
1:!
#640000
0)
0L
09!
0/!
0:!
#660000
1)
1L
19!
1/!
1:!
#680000
0)
0L
09!
0/!
0:!
#700000
1)
1L
19!
1/!
1:!
#720000
0)
0L
09!
0/!
0:!
#740000
1)
1L
19!
1/!
1:!
#760000
0)
0L
09!
0/!
0:!
#780000
1)
1L
19!
1/!
1:!
#800000
0)
0L
09!
0/!
0:!
#820000
1)
1L
19!
1/!
1:!
#840000
0)
0L
09!
0/!
0:!
#860000
1)
1L
19!
1/!
1:!
#880000
0)
0L
09!
0/!
0:!
#900000
1)
1L
19!
1/!
1:!
#920000
0)
0L
09!
0/!
0:!
#940000
1)
1L
19!
1/!
1:!
#960000
0)
0L
09!
0/!
0:!
#980000
1)
1L
19!
1/!
1:!
#1000000
