
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Tue Sep 19 08:48:02 2023
| Design       : top_sd_rw
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                        
*******************************************************************************************************************************************************
                                                                                    Clock   Non-clock                                                  
 Clock                               Period       Waveform            Type          Loads       Loads  Sources                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------
 top_sd_rw|sys_clk                   1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                                       
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1  1000.0000    {0.0000 500.0000}   Declared         34           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}             
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared       1711           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}             
 DebugCore_JCLK                      50.0000      {0.0000 25.0000}    Declared        439           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                   100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
=======================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_sd_rw|sys_clk                         
 Inferred_clock_group_1        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT1        
 Inferred_clock_group_2        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT0        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                             1.0000 MHz    285.4696 MHz      1000.0000         3.5030        996.497
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                             1.0000 MHz    160.1537 MHz      1000.0000         6.2440        993.756
 DebugCore_JCLK             20.0000 MHz    112.8286 MHz        50.0000         8.8630         41.137
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   996.497       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   993.756       0.000              0           3214
 DebugCore_JCLK         DebugCore_JCLK              23.653       0.000              0           1423
 DebugCore_CAPTURE      DebugCore_JCLK              22.338       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE           45.641       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.340       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.104       0.000              0           3214
 DebugCore_JCLK         DebugCore_JCLK               0.256       0.000              0           1423
 DebugCore_CAPTURE      DebugCore_JCLK              22.300       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE            2.121       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   995.722       0.000              0           1087
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.507       0.000              0           1087
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                499.380       0.000              0             34
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0                499.102       0.000              0           1711
 DebugCore_JCLK                                     24.102       0.000              0            439
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   997.473       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   995.773       0.000              0           3214
 DebugCore_JCLK         DebugCore_JCLK              24.049       0.000              0           1423
 DebugCore_CAPTURE      DebugCore_JCLK              22.916       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE           47.273       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.265       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.182       0.000              0           3214
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           1423
 DebugCore_CAPTURE      DebugCore_JCLK              23.605       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE            1.415       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   997.001       0.000              0           1087
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.422       0.000              0           1087
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                499.504       0.000              0             34
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0                499.282       0.000              0           1711
 DebugCore_JCLK                                     24.282       0.000              0            439
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.183
  Launch Clock Delay      :  2.617
  Clock Pessimism Removal :  0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.074       2.617         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q1                    tco                   0.291       2.908 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.261       3.169         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMA_138_40/Y1                    td                    0.460       3.629 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.597       4.226         u_sd_ctrl_top/u_sd_read/N264
 CLMS_126_41/Y3                    td                    0.459       4.685 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.415       5.100         u_sd_ctrl_top/u_sd_read/_N1538
                                   td                    0.477       5.577 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.577         u_sd_ctrl_top/u_sd_read/_N321
 CLMA_130_40/COUT                  td                    0.058       5.635 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.635         u_sd_ctrl_top/u_sd_read/_N323
                                   td                    0.058       5.693 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.693         u_sd_ctrl_top/u_sd_read/_N325
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.693         Logic Levels: 3  
                                                                                   Logic: 1.803ns(58.615%), Route: 1.273ns(41.385%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446    1000.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.446 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.737    1002.183         ntclkbufg_2      
 CLMA_130_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.324    1002.507                          
 clock uncertainty                                      -0.150    1002.357                          

 Setup time                                             -0.167    1002.190                          

 Data required time                                               1002.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.190                          
 Data arrival time                                                   5.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.183
  Launch Clock Delay      :  2.617
  Clock Pessimism Removal :  0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.074       2.617         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q1                    tco                   0.291       2.908 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.261       3.169         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMA_138_40/Y1                    td                    0.460       3.629 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.597       4.226         u_sd_ctrl_top/u_sd_read/N264
 CLMS_126_41/Y3                    td                    0.459       4.685 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.415       5.100         u_sd_ctrl_top/u_sd_read/_N1538
                                   td                    0.477       5.577 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.577         u_sd_ctrl_top/u_sd_read/_N321
 CLMA_130_40/COUT                  td                    0.058       5.635 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.635         u_sd_ctrl_top/u_sd_read/_N323
 CLMA_130_44/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.635         Logic Levels: 3  
                                                                                   Logic: 1.745ns(57.820%), Route: 1.273ns(42.180%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446    1000.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.446 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.737    1002.183         ntclkbufg_2      
 CLMA_130_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.324    1002.507                          
 clock uncertainty                                      -0.150    1002.357                          

 Setup time                                             -0.170    1002.187                          

 Data required time                                               1002.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.187                          
 Data arrival time                                                   5.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.552                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.188
  Launch Clock Delay      :  2.617
  Clock Pessimism Removal :  0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.074       2.617         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q1                    tco                   0.291       2.908 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.261       3.169         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMA_138_40/Y1                    td                    0.460       3.629 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.597       4.226         u_sd_ctrl_top/u_sd_read/N264
 CLMS_126_41/Y3                    td                    0.459       4.685 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.415       5.100         u_sd_ctrl_top/u_sd_read/_N1538
                                   td                    0.477       5.577 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.577         u_sd_ctrl_top/u_sd_read/_N321
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.577         Logic Levels: 2  
                                                                                   Logic: 1.687ns(56.993%), Route: 1.273ns(43.007%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446    1000.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.446 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.742    1002.188         ntclkbufg_2      
 CLMA_130_40/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.324    1002.512                          
 clock uncertainty                                      -0.150    1002.362                          

 Setup time                                             -0.150    1002.212                          

 Data required time                                               1002.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.212                          
 Data arrival time                                                   5.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.617
  Launch Clock Delay      :  2.182
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       0.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.446 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.736       2.182         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q3                    tco                   0.221       2.403 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       2.488         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMS_138_41/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.488         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.074       2.617         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       2.182                          
 clock uncertainty                                       0.000       2.182                          

 Hold time                                              -0.034       2.148                          

 Data required time                                                  2.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.148                          
 Data arrival time                                                   2.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.169
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       0.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.446 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.723       2.169         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK

 CLMA_146_44/Q0                    tco                   0.222       2.391 f       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       2.476         u_sd_ctrl_top/u_sd_read/rx_data_t [5]
 CLMA_146_44/B4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.476         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.062       2.605         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       2.170                          
 clock uncertainty                                       0.000       2.170                          

 Hold time                                              -0.035       2.135                          

 Data required time                                                  2.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.135                          
 Data arrival time                                                   2.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.169
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       0.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.446 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.723       2.169         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK

 CLMA_146_44/Q1                    tco                   0.224       2.393 f       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       2.478         u_sd_ctrl_top/u_sd_read/rx_data_t [6]
 CLMA_146_44/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.478         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.062       2.605         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       2.170                          
 clock uncertainty                                       0.000       2.170                          

 Hold time                                              -0.034       2.136                          

 Data required time                                                  2.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.136                          
 Data arrival time                                                   2.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/wr_data_t[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.182
  Launch Clock Delay      :  2.598
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.055       2.598         ntclkbufg_0      
 CLMA_134_56/CLK                                                           r       u_data_gen/wr_data_t[2]/opit_0_A2Q21/CLK

 CLMA_134_56/Q0                    tco                   0.289       2.887 r       u_data_gen/wr_data_t[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.271       3.158         u_data_gen/wr_data_t [1]
 CLMA_130_56/Y2                    td                    0.478       3.636 r       u_data_gen/N5_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.468       4.104         u_data_gen/_N2782
 CLMA_130_68/Y1                    td                    0.212       4.316 r       u_data_gen/N5_mux15_16/gateop_perm/Z
                                   net (fanout=16)       0.880       5.196         u_data_gen/N5    
 CLMA_126_60/COUT                  td                    0.507       5.703 r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.703         u_data_gen/N7_1.co [8]
                                   td                    0.058       5.761 r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.761         u_data_gen/N7_1.co [10]
 CLMA_126_68/COUT                  td                    0.058       5.819 r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.819         u_data_gen/N7_1.co [12]
                                   td                    0.058       5.877 r       u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.877         u_data_gen/N7_1.co [14]
 CLMA_126_72/Y2                    td                    0.271       6.148 r       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.878       7.026         wr_data[15]      
 CLMS_126_61/Y1                    td                    0.443       7.469 r       u_sd_ctrl_top/u_sd_write/N110_32_muxf7/F
                                   net (fanout=1)        0.783       8.252         u_sd_ctrl_top/u_sd_write/N110
 CLMA_118_69/A4                                                            r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.252         Logic Levels: 6  
                                                                                   Logic: 2.374ns(41.988%), Route: 3.280ns(58.012%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.736    1002.182         ntclkbufg_0      
 CLMA_118_69/CLK                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.097    1002.279                          
 clock uncertainty                                      -0.150    1002.129                          

 Setup time                                             -0.121    1002.008                          

 Data required time                                               1002.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.008                          
 Data arrival time                                                   8.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.193
  Launch Clock Delay      :  2.599
  Clock Pessimism Removal :  0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.056       2.599         ntclkbufg_0      
 CLMA_110_60/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_110_60/Q1                    tco                   0.291       2.890 r       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.401       3.291         u_sd_ctrl_top/u_sd_write/data_cnt [2]
 CLMA_110_56/Y0                    td                    0.487       3.778 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.463       4.241         u_sd_ctrl_top/u_sd_write/_N2710
 CLMS_110_69/Y2                    td                    0.286       4.527 r       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.310       4.837         u_sd_ctrl_top/u_sd_write/_N2712
 CLMA_118_68/Y2                    td                    0.487       5.324 r       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.599       5.923         u_sd_ctrl_top/u_sd_write/N402
 CLMS_114_73/Y2                    td                    0.286       6.209 r       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.413       6.622         u_sd_ctrl_top/u_sd_write/_N2732
 CLMA_114_68/Y1                    td                    0.468       7.090 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.525       7.615         u_sd_ctrl_top/u_sd_write/N440
 CLMA_118_76/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                   7.615         Logic Levels: 5  
                                                                                   Logic: 2.305ns(45.953%), Route: 2.711ns(54.047%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.747    1002.193         ntclkbufg_0      
 CLMA_118_76/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.324    1002.517                          
 clock uncertainty                                      -0.150    1002.367                          

 Setup time                                             -0.617    1001.750                          

 Data required time                                               1001.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.750                          
 Data arrival time                                                   7.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.193
  Launch Clock Delay      :  2.599
  Clock Pessimism Removal :  0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.056       2.599         ntclkbufg_0      
 CLMA_110_60/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_110_60/Q1                    tco                   0.291       2.890 r       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.401       3.291         u_sd_ctrl_top/u_sd_write/data_cnt [2]
 CLMA_110_56/Y0                    td                    0.487       3.778 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.463       4.241         u_sd_ctrl_top/u_sd_write/_N2710
 CLMS_110_69/Y2                    td                    0.286       4.527 r       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.310       4.837         u_sd_ctrl_top/u_sd_write/_N2712
 CLMA_118_68/Y2                    td                    0.487       5.324 r       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.599       5.923         u_sd_ctrl_top/u_sd_write/N402
 CLMS_114_73/Y2                    td                    0.286       6.209 r       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.413       6.622         u_sd_ctrl_top/u_sd_write/_N2732
 CLMA_114_68/Y1                    td                    0.468       7.090 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.525       7.615         u_sd_ctrl_top/u_sd_write/N440
 CLMA_118_76/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.615         Logic Levels: 5  
                                                                                   Logic: 2.305ns(45.953%), Route: 2.711ns(54.047%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.747    1002.193         ntclkbufg_0      
 CLMA_118_76/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.324    1002.517                          
 clock uncertainty                                      -0.150    1002.367                          

 Setup time                                             -0.617    1001.750                          

 Data required time                                               1001.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.750                          
 Data arrival time                                                   7.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv/D
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  2.242
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.796       2.242         ntclkbufg_0      
 CLMS_126_129/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv/CLK

 CLMS_126_129/Q3                   tco                   0.226       2.468 r       u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv/Q
                                   net (fanout=1)        0.212       2.680         u_CORES/u_debug_core_0/TRIG0_ff[0] [37]
 CLMA_130_124/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv/D

 Data arrival time                                                   2.680         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.144       2.687         ntclkbufg_0      
 CLMA_130_124/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv/CLK
 clock pessimism                                        -0.097       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.014       2.576                          

 Data required time                                                  2.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.576                          
 Data arrival time                                                   2.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.672
  Launch Clock Delay      :  2.225
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.779       2.225         ntclkbufg_0      
 CLMA_126_140/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_140/Q0                   tco                   0.222       2.447 f       u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.229       2.676         u_CORES/u_debug_core_0/data_pipe[2] [42]
 CLMS_122_141/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.676         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.224%), Route: 0.229ns(50.776%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.129       2.672         ntclkbufg_0      
 CLMS_122_141/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.097       2.575                          
 clock uncertainty                                       0.000       2.575                          

 Hold time                                              -0.035       2.540                          

 Data required time                                                  2.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.540                          
 Data arrival time                                                   2.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][55]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv/D
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.672
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.785       2.231         ntclkbufg_0      
 CLMA_126_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][55]/opit_0_inv/CLK

 CLMA_126_108/Q3                   tco                   0.226       2.457 r       u_CORES/u_debug_core_0/TRIG0_ff[1][55]/opit_0_inv/Q
                                   net (fanout=2)        0.240       2.697         u_CORES/u_debug_core_0/TRIG0_ff[1] [55]
 CLMS_122_105/M3                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv/D

 Data arrival time                                                   2.697         Logic Levels: 0  
                                                                                   Logic: 0.226ns(48.498%), Route: 0.240ns(51.502%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.129       2.672         ntclkbufg_0      
 CLMS_122_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv/CLK
 clock pessimism                                        -0.097       2.575                          
 clock uncertainty                                       0.000       2.575                          

 Hold time                                              -0.014       2.561                          

 Data required time                                                  2.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.561                          
 Data arrival time                                                   2.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.744
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.113       4.744         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_112/Q0                   tco                   0.289       5.033 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.554       5.587         u_CORES/u_jtag_hub/data_ctrl
 CLMA_154_116/B3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.587         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.282%), Route: 0.554ns(65.718%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.302      27.302         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.302 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.778      29.080         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.627                          
 clock uncertainty                                      -0.050      29.577                          

 Setup time                                             -0.337      29.240                          

 Data required time                                                 29.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.240                          
 Data arrival time                                                   5.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.750
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.119       4.750         ntclkbufg_1      
 CLMA_146_117/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_146_117/Q2                   tco                   0.289       5.039 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.403       5.442         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_154_116/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.442         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.763%), Route: 0.403ns(58.237%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.302      27.302         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.302 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.778      29.080         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.627                          
 clock uncertainty                                      -0.050      29.577                          

 Setup time                                             -0.344      29.233                          

 Data required time                                                 29.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.233                          
 Data arrival time                                                   5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.744
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.113       4.744         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_112/Q0                   tco                   0.289       5.033 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.554       5.587         u_CORES/u_jtag_hub/data_ctrl
 CLMA_154_116/C4                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.587         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.282%), Route: 0.554ns(65.718%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.302      27.302         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.302 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.778      29.080         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.627                          
 clock uncertainty                                      -0.050      29.577                          

 Setup time                                             -0.083      29.494                          

 Data required time                                                 29.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.494                          
 Data arrival time                                                   5.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  3.968
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.194       2.194         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.194 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.774       3.968         ntclkbufg_1      
 CLMS_126_101/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_101/Q2                   tco                   0.224       4.192 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       4.550         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168]
 CLMA_122_108/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.550         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.488%), Route: 0.358ns(61.512%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.135       4.766         ntclkbufg_1      
 CLMA_122_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.329                          
 clock uncertainty                                       0.000       4.329                          

 Hold time                                              -0.035       4.294                          

 Data required time                                                  4.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.294                          
 Data arrival time                                                   4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[186]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.750
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.194       2.194         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.194 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.784       3.978         ntclkbufg_1      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/CLK

 CLMS_122_101/Q1                   tco                   0.224       4.202 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.336       4.538         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [187]
 CLMA_126_104/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[186]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.538         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.000%), Route: 0.336ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.119       4.750         ntclkbufg_1      
 CLMA_126_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[186]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.313                          
 clock uncertainty                                       0.000       4.313                          

 Hold time                                              -0.035       4.278                          

 Data required time                                                  4.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.278                          
 Data arrival time                                                   4.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  3.953
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.194       2.194         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.194 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.759       3.953         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_92/Q0                    tco                   0.222       4.175 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       4.534         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158]
 CLMA_122_92/D4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.534         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.210%), Route: 0.359ns(61.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.112       4.743         ntclkbufg_1      
 CLMA_122_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.306                          
 clock uncertainty                                       0.000       4.306                          

 Hold time                                              -0.034       4.272                          

 Data required time                                                  4.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.272                          
 Data arrival time                                                   4.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.952
  Launch Clock Delay      :  2.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.423      27.423         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_150_129/Q2                   tco                   0.290      27.713 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.413      28.126         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_128/Y2                   td                    0.286      28.412 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N149_1/gateop_perm/Z
                                   net (fanout=1)        0.547      28.959         u_CORES/u_debug_core_0/_N2702
 CLMS_150_129/Y2                   td                    0.210      29.169 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_10/gateop_perm/Z
                                   net (fanout=8)        0.409      29.578         u_CORES/u_debug_core_0/_N2725
 CLMS_154_129/Y0                   td                    0.210      29.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79/gateop_perm/Z
                                   net (fanout=4)        0.414      30.202         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMS_150_129/Y3                   td                    0.197      30.399 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv/gateop_perm/Z
                                   net (fanout=4)        0.548      30.947         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273
 CLMA_158_136/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.947         Logic Levels: 4  
                                                                                   Logic: 1.193ns(33.854%), Route: 2.331ns(66.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.194      52.194         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.194 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.758      53.952         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.952                          
 clock uncertainty                                      -0.050      53.902                          

 Setup time                                             -0.617      53.285                          

 Data required time                                                 53.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.285                          
 Data arrival time                                                  30.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.952
  Launch Clock Delay      :  2.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.423      27.423         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_150_129/Q2                   tco                   0.290      27.713 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.413      28.126         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_128/Y2                   td                    0.286      28.412 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N149_1/gateop_perm/Z
                                   net (fanout=1)        0.547      28.959         u_CORES/u_debug_core_0/_N2702
 CLMS_150_129/Y2                   td                    0.210      29.169 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_10/gateop_perm/Z
                                   net (fanout=8)        0.409      29.578         u_CORES/u_debug_core_0/_N2725
 CLMS_154_129/Y0                   td                    0.210      29.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79/gateop_perm/Z
                                   net (fanout=4)        0.414      30.202         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMS_150_129/Y3                   td                    0.197      30.399 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv/gateop_perm/Z
                                   net (fanout=4)        0.548      30.947         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273
 CLMA_158_136/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.947         Logic Levels: 4  
                                                                                   Logic: 1.193ns(33.854%), Route: 2.331ns(66.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.194      52.194         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.194 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.758      53.952         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.952                          
 clock uncertainty                                      -0.050      53.902                          

 Setup time                                             -0.617      53.285                          

 Data required time                                                 53.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.285                          
 Data arrival time                                                  30.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.952
  Launch Clock Delay      :  2.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.423      27.423         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_150_129/Q2                   tco                   0.290      27.713 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.413      28.126         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_128/Y2                   td                    0.286      28.412 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N149_1/gateop_perm/Z
                                   net (fanout=1)        0.547      28.959         u_CORES/u_debug_core_0/_N2702
 CLMS_150_129/Y2                   td                    0.210      29.169 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_10/gateop_perm/Z
                                   net (fanout=8)        0.409      29.578         u_CORES/u_debug_core_0/_N2725
 CLMS_154_129/Y0                   td                    0.210      29.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79/gateop_perm/Z
                                   net (fanout=4)        0.414      30.202         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMS_150_129/Y3                   td                    0.197      30.399 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv/gateop_perm/Z
                                   net (fanout=4)        0.548      30.947         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273
 CLMA_158_136/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.947         Logic Levels: 4  
                                                                                   Logic: 1.193ns(33.854%), Route: 2.331ns(66.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.194      52.194         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.194 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.758      53.952         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.952                          
 clock uncertainty                                      -0.050      53.902                          

 Setup time                                             -0.617      53.285                          

 Data required time                                                 53.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.285                          
 Data arrival time                                                  30.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  1.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.050      26.050         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.050 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.713      26.763         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_150_125/Q1                   tco                   0.224      26.987 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.087      27.074         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_150_124/C4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.074         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.127       4.758         ntclkbufg_1      
 CLMA_150_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.758                          
 clock uncertainty                                       0.050       4.808                          

 Hold time                                              -0.034       4.774                          

 Data required time                                                  4.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.774                          
 Data arrival time                                                  27.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.991  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.754
  Launch Clock Delay      :  1.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.050      26.050         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.050 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.713      26.763         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_150_125/Q1                   tco                   0.224      26.987 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.217      27.204         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_154_124/B0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.204         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.123       4.754         ntclkbufg_1      
 CLMA_154_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.754                          
 clock uncertainty                                       0.050       4.804                          

 Hold time                                              -0.080       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                  27.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  1.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.050      26.050         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.050 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.713      26.763         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_150_125/Q3                   tco                   0.221      26.984 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.089      27.073         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_150_124/C3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  27.073         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.631       2.631         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.631 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.127       4.758         ntclkbufg_1      
 CLMA_150_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.758                          
 clock uncertainty                                       0.050       4.808                          

 Hold time                                              -0.237       4.571                          

 Data required time                                                  4.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.571                          
 Data arrival time                                                  27.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.763
  Launch Clock Delay      :  4.821
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.699      77.699         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.699 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.122      79.821         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q0                   tco                   0.318      80.139 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.854      80.993         u_CORES/id_o [1] 
 CLMS_150_125/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  80.993         Logic Levels: 0  
                                                                                   Logic: 0.318ns(27.133%), Route: 0.854ns(72.867%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.050     126.050         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.050 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.713     126.763         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.763                          
 clock uncertainty                                      -0.050     126.713                          

 Setup time                                             -0.079     126.634                          

 Data required time                                                126.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.634                          
 Data arrival time                                                  80.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.763
  Launch Clock Delay      :  4.821
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.699      77.699         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.699 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.122      79.821         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q2                   tco                   0.318      80.139 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.850      80.989         u_CORES/id_o [3] 
 CLMS_150_125/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  80.989         Logic Levels: 0  
                                                                                   Logic: 0.318ns(27.226%), Route: 0.850ns(72.774%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.050     126.050         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.050 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.713     126.763         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.763                          
 clock uncertainty                                      -0.050     126.713                          

 Setup time                                             -0.079     126.634                          

 Data required time                                                126.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.634                          
 Data arrival time                                                  80.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.794  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.027
  Launch Clock Delay      :  4.821
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.699      77.699         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.699 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.122      79.821         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q1                   tco                   0.289      80.110 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.421      80.531         u_CORES/conf_sel [0]
 CLMS_150_129/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.531         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.704%), Route: 0.421ns(59.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.027     127.027         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.027                          
 clock uncertainty                                      -0.050     126.977                          

 Setup time                                             -0.617     126.360                          

 Data required time                                                126.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.360                          
 Data arrival time                                                  80.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  4.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.302     127.302         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.302 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.787     129.089         ntclkbufg_1      
 CLMS_150_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_150_121/Q1                   tco                   0.224     129.313 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257     129.570         u_CORES/id_o [2] 
 CLMS_150_129/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.570         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.570%), Route: 0.257ns(53.430%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.423     127.423         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.423                          
 clock uncertainty                                       0.050     127.473                          

 Hold time                                              -0.024     127.449                          

 Data required time                                                127.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.449                          
 Data arrival time                                                 129.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  4.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.302     127.302         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.302 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.787     129.089         ntclkbufg_1      
 CLMS_150_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_150_121/Q2                   tco                   0.224     129.313 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259     129.572         u_CORES/id_o [0] 
 CLMS_150_129/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.572         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.377%), Route: 0.259ns(53.623%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.423     127.423         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.423                          
 clock uncertainty                                       0.050     127.473                          

 Hold time                                              -0.024     127.449                          

 Data required time                                                127.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.449                          
 Data arrival time                                                 129.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  4.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.302     127.302         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.302 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.778     129.080         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q2                   tco                   0.224     129.304 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.380     129.684         u_CORES/id_o [3] 
 CLMS_150_129/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 129.684         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.086%), Route: 0.380ns(62.914%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        2.423     127.423         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.423                          
 clock uncertainty                                       0.050     127.473                          

 Hold time                                              -0.024     127.449                          

 Data required time                                                127.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.449                          
 Data arrival time                                                 129.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.213
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.112       2.655         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.290       2.945 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      1.729       4.674         u_CORES/u_debug_core_0/resetn
 CLMA_154_60/RSCO                  td                    0.147       4.821 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.821         ntR36            
 CLMA_154_68/RSCO                  td                    0.147       4.968 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.968         ntR35            
 CLMA_154_72/RSCO                  td                    0.147       5.115 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.115         ntR34            
 CLMA_154_76/RSCO                  td                    0.147       5.262 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.262         ntR33            
 CLMA_154_80/RSCO                  td                    0.147       5.409 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.409         ntR32            
 CLMA_154_84/RSCO                  td                    0.147       5.556 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.556         ntR31            
 CLMA_154_88/RSCO                  td                    0.147       5.703 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.703         ntR30            
 CLMA_154_92/RSCO                  td                    0.147       5.850 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.850         ntR29            
 CLMA_154_96/RSCO                  td                    0.147       5.997 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.997         ntR28            
 CLMA_154_100/RSCO                 td                    0.147       6.144 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.144         ntR27            
 CLMA_154_104/RSCO                 td                    0.147       6.291 f       u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.291         ntR26            
 CLMA_154_108/RSCO                 td                    0.147       6.438 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.438         ntR25            
 CLMA_154_112/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.438         Logic Levels: 12 
                                                                                   Logic: 2.054ns(54.296%), Route: 1.729ns(45.704%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.767    1002.213         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.097    1002.310                          
 clock uncertainty                                      -0.150    1002.160                          

 Recovery time                                           0.000    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.213
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.112       2.655         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.290       2.945 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      1.729       4.674         u_CORES/u_debug_core_0/resetn
 CLMA_154_60/RSCO                  td                    0.147       4.821 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.821         ntR36            
 CLMA_154_68/RSCO                  td                    0.147       4.968 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.968         ntR35            
 CLMA_154_72/RSCO                  td                    0.147       5.115 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.115         ntR34            
 CLMA_154_76/RSCO                  td                    0.147       5.262 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.262         ntR33            
 CLMA_154_80/RSCO                  td                    0.147       5.409 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.409         ntR32            
 CLMA_154_84/RSCO                  td                    0.147       5.556 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.556         ntR31            
 CLMA_154_88/RSCO                  td                    0.147       5.703 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.703         ntR30            
 CLMA_154_92/RSCO                  td                    0.147       5.850 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.850         ntR29            
 CLMA_154_96/RSCO                  td                    0.147       5.997 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.997         ntR28            
 CLMA_154_100/RSCO                 td                    0.147       6.144 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.144         ntR27            
 CLMA_154_104/RSCO                 td                    0.147       6.291 f       u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.291         ntR26            
 CLMA_154_108/RSCO                 td                    0.147       6.438 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.438         ntR25            
 CLMA_154_112/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.438         Logic Levels: 12 
                                                                                   Logic: 2.054ns(54.296%), Route: 1.729ns(45.704%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.767    1002.213         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.097    1002.310                          
 clock uncertainty                                      -0.150    1002.160                          

 Recovery time                                           0.000    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.213
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.112       2.655         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.290       2.945 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      1.729       4.674         u_CORES/u_debug_core_0/resetn
 CLMA_154_60/RSCO                  td                    0.147       4.821 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.821         ntR36            
 CLMA_154_68/RSCO                  td                    0.147       4.968 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.968         ntR35            
 CLMA_154_72/RSCO                  td                    0.147       5.115 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.115         ntR34            
 CLMA_154_76/RSCO                  td                    0.147       5.262 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.262         ntR33            
 CLMA_154_80/RSCO                  td                    0.147       5.409 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.409         ntR32            
 CLMA_154_84/RSCO                  td                    0.147       5.556 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.556         ntR31            
 CLMA_154_88/RSCO                  td                    0.147       5.703 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.703         ntR30            
 CLMA_154_92/RSCO                  td                    0.147       5.850 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.850         ntR29            
 CLMA_154_96/RSCO                  td                    0.147       5.997 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.997         ntR28            
 CLMA_154_100/RSCO                 td                    0.147       6.144 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.144         ntR27            
 CLMA_154_104/RSCO                 td                    0.147       6.291 f       u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.291         ntR26            
 CLMA_154_108/RSCO                 td                    0.147       6.438 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.438         ntR25            
 CLMA_154_112/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.438         Logic Levels: 12 
                                                                                   Logic: 2.054ns(54.296%), Route: 1.729ns(45.704%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.767    1002.213         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.097    1002.310                          
 clock uncertainty                                      -0.150    1002.160                          

 Recovery time                                           0.000    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.772       2.218         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.224       2.442 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      0.537       2.979         u_CORES/u_debug_core_0/resetn
 CLMS_138_117/RSCO                 td                    0.105       3.084 r       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.084         ntR67            
 CLMS_138_121/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/RS

 Data arrival time                                                   3.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(37.991%), Route: 0.537ns(62.009%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.131       2.674         ntclkbufg_0      
 CLMS_138_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK
 clock pessimism                                        -0.097       2.577                          
 clock uncertainty                                       0.000       2.577                          

 Removal time                                            0.000       2.577                          

 Data required time                                                  2.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.577                          
 Data arrival time                                                   3.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][95]/opit_0_inv/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.772       2.218         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.224       2.442 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      0.537       2.979         u_CORES/u_debug_core_0/resetn
 CLMS_138_117/RSCO                 td                    0.105       3.084 r       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.084         ntR67            
 CLMS_138_121/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][95]/opit_0_inv/RS

 Data arrival time                                                   3.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(37.991%), Route: 0.537ns(62.009%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.131       2.674         ntclkbufg_0      
 CLMS_138_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][95]/opit_0_inv/CLK
 clock pessimism                                        -0.097       2.577                          
 clock uncertainty                                       0.000       2.577                          

 Removal time                                            0.000       2.577                          

 Data required time                                                  2.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.577                          
 Data arrival time                                                   3.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.772       2.218         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.224       2.442 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      0.537       2.979         u_CORES/u_debug_core_0/resetn
 CLMS_138_117/RSCO                 td                    0.105       3.084 r       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.084         ntR67            
 CLMS_138_121/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(37.991%), Route: 0.537ns(62.009%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.131       2.674         ntclkbufg_0      
 CLMS_138_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.097       2.577                          
 clock uncertainty                                       0.000       2.577                          

 Removal time                                            0.000       2.577                          

 Data required time                                                  2.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.577                          
 Data arrival time                                                   3.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N1              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.552       2.487         clk_ref_180deg   
 USCM_56_115/CLK_USCM              td                    0.000       2.487 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        2.232       4.719         ntR576           
 CLMS_162_45/Y0                    td                    0.294       5.013 f       u_sd_ctrl_top/N1/gateop_perm/Z
                                   net (fanout=1)        0.970       5.983         nt_sd_clk        
 IOL_179_6/DO                      td                    0.139       6.122 f       sd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.122         sd_clk_obuf/ntO  
 IOBD_177_0/PAD                    td                    3.056       9.178 f       sd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       9.224         sd_clk           
 N10                                                                       f       sd_clk (port)    

 Data arrival time                                                   9.224         Logic Levels: 7  
                                                                                   Logic: 5.031ns(54.542%), Route: 4.193ns(45.458%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_t/opit_0_L5Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.083       2.626         ntclkbufg_0      
 CLMS_134_161/CLK                                                          r       u_led_alarm/led_t/opit_0_L5Q_perm/CLK

 CLMS_134_161/Q0                   tco                   0.287       2.913 f       u_led_alarm/led_t/opit_0_L5Q_perm/Q
                                   net (fanout=4)        2.547       5.460         nt_led[0]        
 IOL_243_42/DO                     td                    0.139       5.599 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       5.599         led_obuf[0]/ntO  
 IOBS_244_41/PAD                   td                    3.153       8.752 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.064       8.816         led[0]           
 M14                                                                       f       led[0] (port)    

 Data arrival time                                                   8.816         Logic Levels: 2  
                                                                                   Logic: 3.579ns(57.819%), Route: 2.611ns(42.181%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     2.074       2.617         ntclkbufg_0      
 CLMA_118_69/CLK                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK

 CLMA_118_69/Q0                    tco                   0.289       2.906 r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.621       3.527         u_sd_ctrl_top/wr_sd_mosi
 CLMS_134_61/Y3                    td                    0.288       3.815 f       u_sd_ctrl_top/N7_6[1]/gateop/F
                                   net (fanout=1)        1.397       5.212         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.139       5.351 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.351         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    3.056       8.407 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047       8.454         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                   8.454         Logic Levels: 3  
                                                                                   Logic: 3.772ns(64.622%), Route: 2.065ns(35.378%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.913       0.965 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.965         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.082       1.047 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.828       1.875         nt_sd_miso       
 CLMS_138_45/B1                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.875         Logic Levels: 2  
                                                                                   Logic: 0.995ns(53.067%), Route: 0.880ns(46.933%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.913       0.965 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.965         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.082       1.047 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.947       1.994         nt_sd_miso       
 CLMA_146_44/D4                                                            r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.994         Logic Levels: 2  
                                                                                   Logic: 0.995ns(49.900%), Route: 0.999ns(50.100%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.913       0.965 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.965         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.082       1.047 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.969       2.016         nt_sd_miso       
 CLMS_114_61/D3                                                            r       u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   2.016         Logic Levels: 2  
                                                                                   Logic: 0.995ns(49.355%), Route: 1.021ns(50.645%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_110_69/CLK         u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_110_69/CLK         u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_110_61/CLK         u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/opit_0_A2Q21/CLK
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_106_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_106_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_142_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_106_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_106_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_150_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_150_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_150_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.226
  Launch Clock Delay      :  1.372
  Clock Pessimism Removal :  0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103       1.372         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q1                    tco                   0.223       1.595 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.158       1.753         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMA_138_40/Y1                    td                    0.359       2.112 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.376       2.488         u_sd_ctrl_top/u_sd_read/N264
 CLMS_126_41/Y3                    td                    0.358       2.846 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.266       3.112         u_sd_ctrl_top/u_sd_read/_N1538
                                   td                    0.368       3.480 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.480         u_sd_ctrl_top/u_sd_read/_N321
 CLMA_130_40/COUT                  td                    0.044       3.524 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.524         u_sd_ctrl_top/u_sd_read/_N323
                                   td                    0.044       3.568 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.568         u_sd_ctrl_top/u_sd_read/_N325
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.568         Logic Levels: 3  
                                                                                   Logic: 1.396ns(63.570%), Route: 0.800ns(36.430%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240    1000.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.240 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.986    1001.226         ntclkbufg_2      
 CLMA_130_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.093    1001.319                          
 clock uncertainty                                      -0.150    1001.169                          

 Setup time                                             -0.128    1001.041                          

 Data required time                                               1001.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.041                          
 Data arrival time                                                   3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.226
  Launch Clock Delay      :  1.372
  Clock Pessimism Removal :  0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103       1.372         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q1                    tco                   0.223       1.595 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.158       1.753         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMA_138_40/Y1                    td                    0.359       2.112 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.376       2.488         u_sd_ctrl_top/u_sd_read/N264
 CLMS_126_41/Y3                    td                    0.358       2.846 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.266       3.112         u_sd_ctrl_top/u_sd_read/_N1538
                                   td                    0.368       3.480 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.480         u_sd_ctrl_top/u_sd_read/_N321
 CLMA_130_40/COUT                  td                    0.044       3.524 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.524         u_sd_ctrl_top/u_sd_read/_N323
 CLMA_130_44/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.524         Logic Levels: 3  
                                                                                   Logic: 1.352ns(62.825%), Route: 0.800ns(37.175%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240    1000.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.240 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.986    1001.226         ntclkbufg_2      
 CLMA_130_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.093    1001.319                          
 clock uncertainty                                      -0.150    1001.169                          

 Setup time                                             -0.132    1001.037                          

 Data required time                                               1001.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.037                          
 Data arrival time                                                   3.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  1.372
  Clock Pessimism Removal :  0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103       1.372         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q1                    tco                   0.223       1.595 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.158       1.753         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMA_138_40/Y1                    td                    0.359       2.112 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.376       2.488         u_sd_ctrl_top/u_sd_read/N264
 CLMS_126_41/Y3                    td                    0.358       2.846 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.266       3.112         u_sd_ctrl_top/u_sd_read/_N1538
                                   td                    0.368       3.480 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.480         u_sd_ctrl_top/u_sd_read/_N321
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.480         Logic Levels: 2  
                                                                                   Logic: 1.308ns(62.049%), Route: 0.800ns(37.951%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240    1000.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.240 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.990    1001.230         ntclkbufg_2      
 CLMA_130_40/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.093    1001.323                          
 clock uncertainty                                      -0.150    1001.173                          

 Setup time                                             -0.115    1001.058                          

 Data required time                                               1001.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.058                          
 Data arrival time                                                   3.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.372
  Launch Clock Delay      :  1.223
  Clock Pessimism Removal :  -0.149

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       0.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.240 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.983       1.223         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_138_41/Q3                    tco                   0.178       1.401 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       1.460         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMS_138_41/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.460         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103       1.372         ntclkbufg_2      
 CLMS_138_41/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.149       1.223                          
 clock uncertainty                                       0.000       1.223                          

 Hold time                                              -0.028       1.195                          

 Data required time                                                  1.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.195                          
 Data arrival time                                                   1.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.361
  Launch Clock Delay      :  1.213
  Clock Pessimism Removal :  -0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       0.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.240 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.973       1.213         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK

 CLMA_146_44/Q0                    tco                   0.179       1.392 f       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       1.451         u_sd_ctrl_top/u_sd_read/rx_data_t [5]
 CLMA_146_44/B4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.451         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.092       1.361         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.148       1.213                          
 clock uncertainty                                       0.000       1.213                          

 Hold time                                              -0.029       1.184                          

 Data required time                                                  1.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.184                          
 Data arrival time                                                   1.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.361
  Launch Clock Delay      :  1.213
  Clock Pessimism Removal :  -0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       0.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.240 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.973       1.213         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK

 CLMA_146_44/Q1                    tco                   0.180       1.393 f       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       1.452         u_sd_ctrl_top/u_sd_read/rx_data_t [6]
 CLMA_146_44/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.452         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.092       1.361         ntclkbufg_2      
 CLMA_146_44/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.148       1.213                          
 clock uncertainty                                       0.000       1.213                          

 Hold time                                              -0.028       1.185                          

 Data required time                                                  1.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.185                          
 Data arrival time                                                   1.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/wr_data_t[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.227
  Launch Clock Delay      :  1.358
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.089       1.358         ntclkbufg_0      
 CLMA_134_56/CLK                                                           r       u_data_gen/wr_data_t[2]/opit_0_A2Q21/CLK

 CLMA_134_56/Q0                    tco                   0.221       1.579 f       u_data_gen/wr_data_t[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.173       1.752         u_data_gen/wr_data_t [1]
 CLMA_130_56/Y2                    td                    0.379       2.131 f       u_data_gen/N5_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.279       2.410         u_data_gen/_N2782
 CLMA_130_68/Y1                    td                    0.151       2.561 f       u_data_gen/N5_mux15_16/gateop_perm/Z
                                   net (fanout=16)       0.577       3.138         u_data_gen/N5    
 CLMA_126_60/COUT                  td                    0.391       3.529 r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.529         u_data_gen/N7_1.co [8]
                                   td                    0.044       3.573 r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.573         u_data_gen/N7_1.co [10]
 CLMA_126_68/COUT                  td                    0.044       3.617 r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.617         u_data_gen/N7_1.co [12]
                                   td                    0.044       3.661 r       u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.661         u_data_gen/N7_1.co [14]
 CLMA_126_72/Y2                    td                    0.209       3.870 r       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.539       4.409         wr_data[15]      
 CLMS_126_61/Y1                    td                    0.347       4.756 f       u_sd_ctrl_top/u_sd_write/N110_32_muxf7/F
                                   net (fanout=1)        0.498       5.254         u_sd_ctrl_top/u_sd_write/N110
 CLMA_118_69/A4                                                            f       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.254         Logic Levels: 6  
                                                                                   Logic: 1.830ns(46.971%), Route: 2.066ns(53.029%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     0.987    1001.227         ntclkbufg_0      
 CLMA_118_69/CLK                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.029    1001.256                          
 clock uncertainty                                      -0.150    1001.106                          

 Setup time                                             -0.079    1001.027                          

 Data required time                                               1001.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.027                          
 Data arrival time                                                   5.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.235
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.091       1.360         ntclkbufg_0      
 CLMA_110_60/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_110_60/Q1                    tco                   0.223       1.583 f       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.253       1.836         u_sd_ctrl_top/u_sd_write/data_cnt [2]
 CLMA_110_56/Y0                    td                    0.376       2.212 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.281       2.493         u_sd_ctrl_top/u_sd_write/_N2710
 CLMS_110_69/Y2                    td                    0.227       2.720 f       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.188       2.908         u_sd_ctrl_top/u_sd_write/_N2712
 CLMA_118_68/Y2                    td                    0.381       3.289 f       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.378       3.667         u_sd_ctrl_top/u_sd_write/N402
 CLMS_114_73/Y2                    td                    0.227       3.894 f       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.270       4.164         u_sd_ctrl_top/u_sd_write/_N2732
 CLMA_114_68/Y1                    td                    0.360       4.524 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.350       4.874         u_sd_ctrl_top/u_sd_write/N440
 CLMA_118_76/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                   4.874         Logic Levels: 5  
                                                                                   Logic: 1.794ns(51.053%), Route: 1.720ns(48.947%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     0.995    1001.235         ntclkbufg_0      
 CLMA_118_76/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.093    1001.328                          
 clock uncertainty                                      -0.150    1001.178                          

 Setup time                                             -0.476    1000.702                          

 Data required time                                               1000.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.702                          
 Data arrival time                                                   4.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.235
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.091       1.360         ntclkbufg_0      
 CLMA_110_60/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_110_60/Q1                    tco                   0.223       1.583 f       u_sd_ctrl_top/u_sd_write/data_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.253       1.836         u_sd_ctrl_top/u_sd_write/data_cnt [2]
 CLMA_110_56/Y0                    td                    0.376       2.212 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.281       2.493         u_sd_ctrl_top/u_sd_write/_N2710
 CLMS_110_69/Y2                    td                    0.227       2.720 f       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.188       2.908         u_sd_ctrl_top/u_sd_write/_N2712
 CLMA_118_68/Y2                    td                    0.381       3.289 f       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.378       3.667         u_sd_ctrl_top/u_sd_write/N402
 CLMS_114_73/Y2                    td                    0.227       3.894 f       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.270       4.164         u_sd_ctrl_top/u_sd_write/_N2732
 CLMA_114_68/Y1                    td                    0.360       4.524 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.350       4.874         u_sd_ctrl_top/u_sd_write/N440
 CLMA_118_76/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.874         Logic Levels: 5  
                                                                                   Logic: 1.794ns(51.053%), Route: 1.720ns(48.947%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     0.995    1001.235         ntclkbufg_0      
 CLMA_118_76/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.093    1001.328                          
 clock uncertainty                                      -0.150    1001.178                          

 Setup time                                             -0.476    1000.702                          

 Data required time                                               1000.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.702                          
 Data arrival time                                                   4.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][89]/opit_0/D
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.382
  Launch Clock Delay      :  1.233
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     0.993       1.233         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_104/Q2                   tco                   0.180       1.413 f       u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       1.471         u_CORES/u_debug_core_0/data_pipe[4] [89]
 CLMA_158_105/CD                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][89]/opit_0/D

 Data arrival time                                                   1.471         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.113       1.382         ntclkbufg_0      
 CLMA_158_105/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][89]/opit_0/CLK
 clock pessimism                                        -0.133       1.249                          
 clock uncertainty                                       0.000       1.249                          

 Hold time                                               0.040       1.289                          

 Data required time                                                  1.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.289                          
 Data arrival time                                                   1.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][59]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][59]/opit_0_inv/D
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.400
  Launch Clock Delay      :  1.251
  Clock Pessimism Removal :  -0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.011       1.251         ntclkbufg_0      
 CLMA_122_88/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][59]/opit_0_inv/CLK

 CLMA_122_88/Q3                    tco                   0.178       1.429 f       u_CORES/u_debug_core_0/TRIG0_ff[0][59]/opit_0_inv/Q
                                   net (fanout=1)        0.058       1.487         u_CORES/u_debug_core_0/TRIG0_ff[0] [59]
 CLMA_122_88/AD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][59]/opit_0_inv/D

 Data arrival time                                                   1.487         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.131       1.400         ntclkbufg_0      
 CLMA_122_88/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][59]/opit_0_inv/CLK
 clock pessimism                                        -0.148       1.252                          
 clock uncertainty                                       0.000       1.252                          

 Hold time                                               0.040       1.292                          

 Data required time                                                  1.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.292                          
 Data arrival time                                                   1.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][98]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][98]/opit_0_inv/D
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.411
  Launch Clock Delay      :  1.262
  Clock Pessimism Removal :  -0.149

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.022       1.262         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][98]/opit_0_inv/CLK

 CLMA_138_128/Q3                   tco                   0.178       1.440 f       u_CORES/u_debug_core_0/TRIG0_ff[0][98]/opit_0_inv/Q
                                   net (fanout=1)        0.059       1.499         u_CORES/u_debug_core_0/TRIG0_ff[0] [98]
 CLMA_138_128/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][98]/opit_0_inv/D

 Data arrival time                                                   1.499         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.142       1.411         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][98]/opit_0_inv/CLK
 clock pessimism                                        -0.149       1.262                          
 clock uncertainty                                       0.000       1.262                          

 Hold time                                               0.040       1.302                          

 Data required time                                                  1.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.302                          
 Data arrival time                                                   1.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.577
  Launch Clock Delay      :  2.664
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.131       2.664         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_112/Q0                   tco                   0.221       2.885 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.356       3.241         u_CORES/u_jtag_hub/data_ctrl
 CLMA_154_116/B3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.241         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.302%), Route: 0.356ns(61.698%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562      26.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.015      27.577         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.607                          
 clock uncertainty                                      -0.050      27.557                          

 Setup time                                             -0.267      27.290                          

 Data required time                                                 27.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.290                          
 Data arrival time                                                   3.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.577
  Launch Clock Delay      :  2.669
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.136       2.669         ntclkbufg_1      
 CLMA_146_117/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_146_117/Q2                   tco                   0.223       2.892 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.269       3.161         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_154_116/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.161         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.325%), Route: 0.269ns(54.675%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562      26.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.015      27.577         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.607                          
 clock uncertainty                                      -0.050      27.557                          

 Setup time                                             -0.265      27.292                          

 Data required time                                                 27.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.292                          
 Data arrival time                                                   3.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.577
  Launch Clock Delay      :  2.669
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.136       2.669         ntclkbufg_1      
 CLMA_146_117/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q/CLK

 CLMA_146_117/Q3                   tco                   0.220       2.889 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q/Q
                                   net (fanout=3)        0.271       3.160         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_154_116/B1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.160         Logic Levels: 0  
                                                                                   Logic: 0.220ns(44.807%), Route: 0.271ns(55.193%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562      26.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.015      27.577         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.607                          
 clock uncertainty                                      -0.050      27.557                          

 Setup time                                             -0.149      27.408                          

 Data required time                                                 27.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.408                          
 Data arrival time                                                   3.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.656
  Launch Clock Delay      :  2.355
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352       1.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.003       2.355         ntclkbufg_1      
 CLMA_146_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_104/Q1                   tco                   0.180       2.535 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.594         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121]
 CLMA_146_105/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.594         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.123       2.656         ntclkbufg_1      
 CLMA_146_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.371                          
 clock uncertainty                                       0.000       2.371                          

 Hold time                                              -0.028       2.343                          

 Data required time                                                  2.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.343                          
 Data arrival time                                                   2.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.656
  Launch Clock Delay      :  2.355
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352       1.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.003       2.355         ntclkbufg_1      
 CLMA_146_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_105/Q0                   tco                   0.179       2.534 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.593         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122]
 CLMA_146_104/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.593         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.123       2.656         ntclkbufg_1      
 CLMA_146_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.371                          
 clock uncertainty                                       0.000       2.371                          

 Hold time                                              -0.029       2.342                          

 Data required time                                                  2.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.342                          
 Data arrival time                                                   2.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.666
  Launch Clock Delay      :  2.365
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352       1.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.013       2.365         ntclkbufg_1      
 CLMA_150_116/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q0                   tco                   0.179       2.544 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.603         u_CORES/u_jtag_hub/shift_data [3]
 CLMS_150_117/B4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.603         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.133       2.666         ntclkbufg_1      
 CLMS_150_117/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.380                          
 clock uncertainty                                       0.000       2.380                          

 Hold time                                              -0.029       2.351                          

 Data required time                                                  2.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.351                          
 Data arrival time                                                   2.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.349
  Launch Clock Delay      :  1.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.494      26.494         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_150_129/Q2                   tco                   0.223      26.717 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.266      26.983         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_128/Y2                   td                    0.227      27.210 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N149_1/gateop_perm/Z
                                   net (fanout=1)        0.352      27.562         u_CORES/u_debug_core_0/_N2702
 CLMS_150_129/Y2                   td                    0.150      27.712 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_10/gateop_perm/Z
                                   net (fanout=8)        0.262      27.974         u_CORES/u_debug_core_0/_N2725
 CLMS_154_129/Y0                   td                    0.150      28.124 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79/gateop_perm/Z
                                   net (fanout=4)        0.266      28.390         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMS_150_129/Y3                   td                    0.151      28.541 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv/gateop_perm/Z
                                   net (fanout=4)        0.366      28.907         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273
 CLMA_158_136/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  28.907         Logic Levels: 4  
                                                                                   Logic: 0.901ns(37.339%), Route: 1.512ns(62.661%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352      51.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.997      52.349         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.349                          
 clock uncertainty                                      -0.050      52.299                          

 Setup time                                             -0.476      51.823                          

 Data required time                                                 51.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.823                          
 Data arrival time                                                  28.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.349
  Launch Clock Delay      :  1.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.494      26.494         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_150_129/Q2                   tco                   0.223      26.717 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.266      26.983         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_128/Y2                   td                    0.227      27.210 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N149_1/gateop_perm/Z
                                   net (fanout=1)        0.352      27.562         u_CORES/u_debug_core_0/_N2702
 CLMS_150_129/Y2                   td                    0.150      27.712 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_10/gateop_perm/Z
                                   net (fanout=8)        0.262      27.974         u_CORES/u_debug_core_0/_N2725
 CLMS_154_129/Y0                   td                    0.150      28.124 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79/gateop_perm/Z
                                   net (fanout=4)        0.266      28.390         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMS_150_129/Y3                   td                    0.151      28.541 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv/gateop_perm/Z
                                   net (fanout=4)        0.366      28.907         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273
 CLMA_158_136/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  28.907         Logic Levels: 4  
                                                                                   Logic: 0.901ns(37.339%), Route: 1.512ns(62.661%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352      51.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.997      52.349         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.349                          
 clock uncertainty                                      -0.050      52.299                          

 Setup time                                             -0.476      51.823                          

 Data required time                                                 51.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.823                          
 Data arrival time                                                  28.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.349
  Launch Clock Delay      :  1.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.494      26.494         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_150_129/Q2                   tco                   0.223      26.717 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.266      26.983         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_128/Y2                   td                    0.227      27.210 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N149_1/gateop_perm/Z
                                   net (fanout=1)        0.352      27.562         u_CORES/u_debug_core_0/_N2702
 CLMS_150_129/Y2                   td                    0.150      27.712 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_10/gateop_perm/Z
                                   net (fanout=8)        0.262      27.974         u_CORES/u_debug_core_0/_N2725
 CLMS_154_129/Y0                   td                    0.150      28.124 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79/gateop_perm/Z
                                   net (fanout=4)        0.266      28.390         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMS_150_129/Y3                   td                    0.151      28.541 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv/gateop_perm/Z
                                   net (fanout=4)        0.366      28.907         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273
 CLMA_158_136/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  28.907         Logic Levels: 4  
                                                                                   Logic: 0.901ns(37.339%), Route: 1.512ns(62.661%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352      51.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.997      52.349         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.349                          
 clock uncertainty                                      -0.050      52.299                          

 Setup time                                             -0.476      51.823                          

 Data required time                                                 51.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.823                          
 Data arrival time                                                  28.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.614  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  1.060
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        0.633      25.633         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.633 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.427      26.060         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_150_125/Q1                   tco                   0.180      26.240 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.061      26.301         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_150_124/C4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.301         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.141       2.674         ntclkbufg_1      
 CLMA_150_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.674                          
 clock uncertainty                                       0.050       2.724                          

 Hold time                                              -0.028       2.696                          

 Data required time                                                  2.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.696                          
 Data arrival time                                                  26.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.611  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.671
  Launch Clock Delay      :  1.060
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        0.633      25.633         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.633 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.427      26.060         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_150_125/Q1                   tco                   0.184      26.244 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.139      26.383         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_154_124/B0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.383         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.138       2.671         ntclkbufg_1      
 CLMA_154_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.671                          
 clock uncertainty                                       0.050       2.721                          

 Hold time                                              -0.069       2.652                          

 Data required time                                                  2.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.652                          
 Data arrival time                                                  26.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.614  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  1.060
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        0.633      25.633         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.633 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.427      26.060         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_150_125/Q3                   tco                   0.178      26.238 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.063      26.301         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_150_124/C3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  26.301         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.141       2.674         ntclkbufg_1      
 CLMA_150_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.674                          
 clock uncertainty                                       0.050       2.724                          

 Hold time                                              -0.196       2.528                          

 Data required time                                                  2.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.528                          
 Data arrival time                                                  26.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.812  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.060
  Launch Clock Delay      :  2.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.733      76.733         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.139      77.872         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q2                   tco                   0.223      78.095 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.574      78.669         u_CORES/id_o [3] 
 CLMS_150_125/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  78.669         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.980%), Route: 0.574ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        0.633     125.633         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.633 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.427     126.060         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.060                          
 clock uncertainty                                      -0.050     126.010                          

 Setup time                                             -0.068     125.942                          

 Data required time                                                125.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.942                          
 Data arrival time                                                  78.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.812  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.060
  Launch Clock Delay      :  2.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.733      76.733         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.139      77.872         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q0                   tco                   0.221      78.093 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.572      78.665         u_CORES/id_o [1] 
 CLMS_150_125/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  78.665         Logic Levels: 0  
                                                                                   Logic: 0.221ns(27.869%), Route: 0.572ns(72.131%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        0.633     125.633         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.633 r       BUFROUTE_1/CLKOUT
                                   net (fanout=6)        0.427     126.060         ntR578           
 CLMS_150_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.060                          
 clock uncertainty                                      -0.050     126.010                          

 Setup time                                             -0.068     125.942                          

 Data required time                                                125.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.942                          
 Data arrival time                                                  78.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.313
  Launch Clock Delay      :  2.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.733      76.733         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.139      77.872         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q1                   tco                   0.223      78.095 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.277      78.372         u_CORES/conf_sel [0]
 CLMS_150_129/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.372         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.600%), Route: 0.277ns(55.400%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.313     126.313         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.313                          
 clock uncertainty                                      -0.050     126.263                          

 Setup time                                             -0.476     125.787                          

 Data required time                                                125.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.787                          
 Data arrival time                                                  78.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.494
  Launch Clock Delay      :  2.583
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562     126.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.021     127.583         ntclkbufg_1      
 CLMS_150_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_150_121/Q1                   tco                   0.180     127.763 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.176     127.939         u_CORES/id_o [2] 
 CLMS_150_129/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.939         Logic Levels: 0  
                                                                                   Logic: 0.180ns(50.562%), Route: 0.176ns(49.438%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.494     126.494         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.494                          
 clock uncertainty                                       0.050     126.544                          

 Hold time                                              -0.020     126.524                          

 Data required time                                                126.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.524                          
 Data arrival time                                                 127.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.494
  Launch Clock Delay      :  2.583
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562     126.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.021     127.583         ntclkbufg_1      
 CLMS_150_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_150_121/Q2                   tco                   0.200     127.783 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.166     127.949         u_CORES/id_o [0] 
 CLMS_150_129/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.949         Logic Levels: 0  
                                                                                   Logic: 0.200ns(54.645%), Route: 0.166ns(45.355%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.494     126.494         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.494                          
 clock uncertainty                                       0.050     126.544                          

 Hold time                                              -0.011     126.533                          

 Data required time                                                126.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.533                          
 Data arrival time                                                 127.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.494
  Launch Clock Delay      :  2.577
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562     126.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.015     127.577         ntclkbufg_1      
 CLMA_154_116/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q2                   tco                   0.200     127.777 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.239     128.016         u_CORES/id_o [3] 
 CLMS_150_129/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.016         Logic Levels: 0  
                                                                                   Logic: 0.200ns(45.558%), Route: 0.239ns(54.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=6)        1.494     126.494         u_CORES/capt_o   
 CLMS_150_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.494                          
 clock uncertainty                                       0.050     126.544                          

 Hold time                                              -0.011     126.533                          

 Data required time                                                126.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.533                          
 Data arrival time                                                 128.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.245
  Launch Clock Delay      :  1.402
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.133       1.402         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.223       1.625 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      1.238       2.863         u_CORES/u_debug_core_0/resetn
 CLMA_154_60/RSCO                  td                    0.105       2.968 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.968         ntR36            
 CLMA_154_68/RSCO                  td                    0.105       3.073 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.073         ntR35            
 CLMA_154_72/RSCO                  td                    0.105       3.178 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       3.178         ntR34            
 CLMA_154_76/RSCO                  td                    0.105       3.283 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.283         ntR33            
 CLMA_154_80/RSCO                  td                    0.105       3.388 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.388         ntR32            
 CLMA_154_84/RSCO                  td                    0.105       3.493 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.493         ntR31            
 CLMA_154_88/RSCO                  td                    0.105       3.598 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.598         ntR30            
 CLMA_154_92/RSCO                  td                    0.105       3.703 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.703         ntR29            
 CLMA_154_96/RSCO                  td                    0.105       3.808 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.808         ntR28            
 CLMA_154_100/RSCO                 td                    0.105       3.913 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.913         ntR27            
 CLMA_154_104/RSCO                 td                    0.105       4.018 r       u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.018         ntR26            
 CLMA_154_108/RSCO                 td                    0.105       4.123 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.123         ntR25            
 CLMA_154_112/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.123         Logic Levels: 12 
                                                                                   Logic: 1.483ns(54.502%), Route: 1.238ns(45.498%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.005    1001.245         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029    1001.274                          
 clock uncertainty                                      -0.150    1001.124                          

 Recovery time                                           0.000    1001.124                          

 Data required time                                               1001.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.124                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.245
  Launch Clock Delay      :  1.402
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.133       1.402         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.223       1.625 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      1.238       2.863         u_CORES/u_debug_core_0/resetn
 CLMA_154_60/RSCO                  td                    0.105       2.968 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.968         ntR36            
 CLMA_154_68/RSCO                  td                    0.105       3.073 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.073         ntR35            
 CLMA_154_72/RSCO                  td                    0.105       3.178 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       3.178         ntR34            
 CLMA_154_76/RSCO                  td                    0.105       3.283 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.283         ntR33            
 CLMA_154_80/RSCO                  td                    0.105       3.388 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.388         ntR32            
 CLMA_154_84/RSCO                  td                    0.105       3.493 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.493         ntR31            
 CLMA_154_88/RSCO                  td                    0.105       3.598 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.598         ntR30            
 CLMA_154_92/RSCO                  td                    0.105       3.703 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.703         ntR29            
 CLMA_154_96/RSCO                  td                    0.105       3.808 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.808         ntR28            
 CLMA_154_100/RSCO                 td                    0.105       3.913 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.913         ntR27            
 CLMA_154_104/RSCO                 td                    0.105       4.018 r       u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.018         ntR26            
 CLMA_154_108/RSCO                 td                    0.105       4.123 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.123         ntR25            
 CLMA_154_112/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.123         Logic Levels: 12 
                                                                                   Logic: 1.483ns(54.502%), Route: 1.238ns(45.498%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.005    1001.245         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029    1001.274                          
 clock uncertainty                                      -0.150    1001.124                          

 Recovery time                                           0.000    1001.124                          

 Data required time                                               1001.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.124                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.245
  Launch Clock Delay      :  1.402
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.133       1.402         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.223       1.625 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      1.238       2.863         u_CORES/u_debug_core_0/resetn
 CLMA_154_60/RSCO                  td                    0.105       2.968 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.968         ntR36            
 CLMA_154_68/RSCO                  td                    0.105       3.073 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.073         ntR35            
 CLMA_154_72/RSCO                  td                    0.105       3.178 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       3.178         ntR34            
 CLMA_154_76/RSCO                  td                    0.105       3.283 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.283         ntR33            
 CLMA_154_80/RSCO                  td                    0.105       3.388 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.388         ntR32            
 CLMA_154_84/RSCO                  td                    0.105       3.493 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.493         ntR31            
 CLMA_154_88/RSCO                  td                    0.105       3.598 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.598         ntR30            
 CLMA_154_92/RSCO                  td                    0.105       3.703 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.703         ntR29            
 CLMA_154_96/RSCO                  td                    0.105       3.808 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.808         ntR28            
 CLMA_154_100/RSCO                 td                    0.105       3.913 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.913         ntR27            
 CLMA_154_104/RSCO                 td                    0.105       4.018 r       u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.018         ntR26            
 CLMA_154_108/RSCO                 td                    0.105       4.123 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.123         ntR25            
 CLMA_154_112/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.123         Logic Levels: 12 
                                                                                   Logic: 1.483ns(54.502%), Route: 1.238ns(45.498%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.005    1001.245         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029    1001.274                          
 clock uncertainty                                      -0.150    1001.124                          

 Recovery time                                           0.000    1001.124                          

 Data required time                                               1001.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.124                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.405
  Launch Clock Delay      :  1.253
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.013       1.253         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.183       1.436 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      0.206       1.642         u_CORES/u_debug_core_0/resetn
 CLMA_130_136/RSCO                 td                    0.092       1.734 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[100]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       1.734         ntR210           
 CLMA_130_140/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.734         Logic Levels: 1  
                                                                                   Logic: 0.275ns(57.173%), Route: 0.206ns(42.827%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.136       1.405         ntclkbufg_0      
 CLMA_130_140/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.093       1.312                          
 clock uncertainty                                       0.000       1.312                          

 Removal time                                            0.000       1.312                          

 Data required time                                                  1.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.312                          
 Data arrival time                                                   1.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.404
  Launch Clock Delay      :  1.253
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.013       1.253         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.183       1.436 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      0.221       1.657         u_CORES/u_debug_core_0/resetn
 CLMA_126_140/RSCO                 td                    0.092       1.749 f       u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       1.749         ntR226           
 CLMA_126_144/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.749         Logic Levels: 1  
                                                                                   Logic: 0.275ns(55.444%), Route: 0.221ns(44.556%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.135       1.404         ntclkbufg_0      
 CLMA_126_144/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.093       1.311                          
 clock uncertainty                                       0.000       1.311                          

 Removal time                                            0.000       1.311                          

 Data required time                                                  1.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.311                          
 Data arrival time                                                   1.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.404
  Launch Clock Delay      :  1.253
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.013       1.253         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_134_140/Q2                   tco                   0.183       1.436 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=519)      0.221       1.657         u_CORES/u_debug_core_0/resetn
 CLMA_126_140/RSCO                 td                    0.092       1.749 f       u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       1.749         ntR226           
 CLMA_126_144/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.749         Logic Levels: 1  
                                                                                   Logic: 0.275ns(55.444%), Route: 0.221ns(44.556%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.135       1.404         ntclkbufg_0      
 CLMA_126_144/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.093       1.311                          
 clock uncertainty                                       0.000       1.311                          

 Removal time                                            0.000       1.311                          

 Data required time                                                  1.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.311                          
 Data arrival time                                                   1.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N1              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.272       1.697         clk_ref_180deg   
 USCM_56_115/CLK_USCM              td                    0.000       1.697 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.210       2.907         ntR576           
 CLMS_162_45/Y0                    td                    0.226       3.133 f       u_sd_ctrl_top/N1/gateop_perm/Z
                                   net (fanout=1)        0.676       3.809         nt_sd_clk        
 IOL_179_6/DO                      td                    0.106       3.915 f       sd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.915         sd_clk_obuf/ntO  
 IOBD_177_0/PAD                    td                    2.358       6.273 f       sd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       6.319         sd_clk           
 N10                                                                       f       sd_clk (port)    

 Data arrival time                                                   6.319         Logic Levels: 7  
                                                                                   Logic: 3.880ns(61.402%), Route: 2.439ns(38.598%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_t/opit_0_L5Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.111       1.380         ntclkbufg_0      
 CLMS_134_161/CLK                                                          r       u_led_alarm/led_t/opit_0_L5Q_perm/CLK

 CLMS_134_161/Q0                   tco                   0.221       1.601 f       u_led_alarm/led_t/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.755       3.356         nt_led[0]        
 IOL_243_42/DO                     td                    0.106       3.462 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       3.462         led_obuf[0]/ntO  
 IOBS_244_41/PAD                   td                    2.433       5.895 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.064       5.959         led[0]           
 M14                                                                       f       led[0] (port)    

 Data arrival time                                                   5.959         Logic Levels: 2  
                                                                                   Logic: 2.760ns(60.275%), Route: 1.819ns(39.725%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1711)     1.106       1.375         ntclkbufg_0      
 CLMA_118_69/CLK                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK

 CLMA_118_69/Q0                    tco                   0.221       1.596 f       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.412       2.008         u_sd_ctrl_top/wr_sd_mosi
 CLMS_134_61/Y3                    td                    0.222       2.230 f       u_sd_ctrl_top/N7_6[1]/gateop/F
                                   net (fanout=1)        0.960       3.190         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.106       3.296 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.296         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    2.358       5.654 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047       5.701         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                   5.701         Logic Levels: 3  
                                                                                   Logic: 2.907ns(67.198%), Route: 1.419ns(32.802%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.734       0.786 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.066       0.852 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.509       1.361         nt_sd_miso       
 CLMS_138_45/B1                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.361         Logic Levels: 2  
                                                                                   Logic: 0.800ns(58.780%), Route: 0.561ns(41.220%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.734       0.786 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.066       0.852 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.584       1.436         nt_sd_miso       
 CLMA_146_44/D4                                                            r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.436         Logic Levels: 2  
                                                                                   Logic: 0.800ns(55.710%), Route: 0.636ns(44.290%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.734       0.786 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.066       0.852 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.601       1.453         nt_sd_miso       
 CLMS_114_61/D3                                                            r       u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   1.453         Logic Levels: 2  
                                                                                   Logic: 0.800ns(55.058%), Route: 0.653ns(44.942%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_110_69/CLK         u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_110_69/CLK         u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_110_61/CLK         u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/opit_0_A2Q21/CLK
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_106_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_106_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_142_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_106_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_106_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_150_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_150_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_150_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------+
| Type       | File Name                                                  
+--------------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/sd_rw/prj/place_route/top_sd_rw_pnr.adf       
| Output     | D:/ywd/dmpds/sd_rw/prj/report_timing/top_sd_rw_rtp.adf     
|            | D:/ywd/dmpds/sd_rw/prj/report_timing/top_sd_rw.rtr         
|            | D:/ywd/dmpds/sd_rw/prj/report_timing/rtr.db                
+--------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 853 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:9s
