
---------- Begin Simulation Statistics ----------
final_tick                                 9507899375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    774                       # Simulator instruction rate (inst/s)
host_mem_usage                                7478292                       # Number of bytes of host memory used
host_op_rate                                      790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11406.30                       # Real time elapsed on the host
host_tick_rate                                 508909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8832361                       # Number of instructions simulated
sim_ops                                       9007953                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005805                       # Number of seconds simulated
sim_ticks                                  5804763750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563421                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  905373                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               909343                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1703                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            915386                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                828                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              212                       # Number of indirect misses.
system.cpu.branchPred.lookups                  921583                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     648                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          537                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3275977                       # Number of instructions committed
system.cpu.committedOps                       3291928                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.835069                       # CPI: cycles per instruction
system.cpu.discardedOps                          7886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1440748                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            584159                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           364283                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1226612                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.352725                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          9287622                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2336753     70.98%     70.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.01%     70.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                 584949     17.77%     88.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                369986     11.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3291928                       # Class of committed instruction
system.cpu.tickCycles                         8061010                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344959                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221640                       # Transaction distribution
system.membus.trans_dist::ReadResp             222130                       # Transaction distribution
system.membus.trans_dist::WriteReq             126888                       # Transaction distribution
system.membus.trans_dist::WriteResp            126888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          182                       # Transaction distribution
system.membus.trans_dist::CleanEvict              210                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344064                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       345201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1042504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        50096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22077168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            693134                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004161                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  693122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              693134                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1380393195                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              23.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8951999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              202562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1760250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7105465                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1361279245                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             546500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       445920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       445920                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1383360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22030128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy   1834256926                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1183200000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       180224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       386799                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       386799    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       386799                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    990153695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1228800000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     10485760                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485760                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2621440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2801664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1441792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1769472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1806405989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    993523294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2799929282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    993523294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1806405989                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2799929282                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2799929282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2799929282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5599858564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    632242096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    361281198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    993523294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    361281198                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    632242096                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    993523294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    993523294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    993523294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   1987046587                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         6976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          109                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          120                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1201772                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121280                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1323051                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1201772                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1201772                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1201772                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121280                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1323051                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10485760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7875968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        57344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1806405989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    632242096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4145561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2442793645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2006628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    993523294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    361281198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1356811119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2006628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2799929282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    993523294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4145561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3799604764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    252145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     90112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125876250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3088                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3088                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             125465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123062                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1809                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7707                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8419061835                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1098755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14187525585                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38311.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64561.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        39                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204816                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  149043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    103                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.462219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.132727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.301110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          610      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          585      2.49%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          301      1.28%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      1.59%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          659      2.80%     10.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          363      1.54%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          305      1.30%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          541      2.30%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19767     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.167422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    443.711690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2998     97.09%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.03%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            8      0.26%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.03%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.06%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           52      1.68%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            1      0.03%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3519            1      0.03%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3904-3967            2      0.06%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4031            8      0.26%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095           13      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      39.854598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.584959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     34.514269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1149     37.21%     37.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47          1570     50.84%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            45      1.46%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            83      2.69%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            56      1.81%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          131      4.24%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            9      0.29%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            9      0.29%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            6      0.19%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.10%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.10%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.13%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.03%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.06%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.03%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.10%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3088                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14064064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  115776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7876544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14179840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7875968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2422.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1356.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2442.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1356.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5804774375                       # Total gap between requests
system.mem_ctrls.avgGap                      16843.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10370112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3670016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1786483041.622495174408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 632242095.985387921333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4123509.763855591882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2271237.998273401055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 993357912.283682584763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 361281197.705935955048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       163840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        57344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10022672795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   4141961755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22891035                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2860028715                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121024704485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   9490851250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     61173.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     72230.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     60880.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15714443.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1343047.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    289637.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1519401195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    314160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3974564180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2547989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2547989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2547989                       # number of overall hits
system.cpu.icache.overall_hits::total         2547989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total           109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4733750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4733750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4733750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4733750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2548098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2548098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2548098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2548098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43428.899083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43428.899083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43428.899083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43428.899083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4562875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4562875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4562875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4562875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.238532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.238532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.238532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.238532                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2547989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2547989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4733750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4733750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2548098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2548098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43428.899083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43428.899083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4562875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4562875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.238532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.238532                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.400875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               82174                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16434.800000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.400875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.440236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.441406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5096305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5096305                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       604461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           604461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       604461                       # number of overall hits
system.cpu.dcache.overall_hits::total          604461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          393                       # number of overall misses
system.cpu.dcache.overall_misses::total           393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     36867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     36867500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36867500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       604854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       604854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       604854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       604854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93810.432570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93810.432570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93810.432570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93810.432570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          182                       # number of writebacks
system.cpu.dcache.writebacks::total               182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     35793375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     35793375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     35793375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     35793375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9889000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9889000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000640                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000640                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000640                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92489.341085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92489.341085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92489.341085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92489.341085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.277778                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.277778                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       583320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          583320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35817750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35817750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       583702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       583702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93763.743455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93763.743455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35214625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35214625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9889000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9889000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92426.837270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92426.837270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21686.403509                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21686.403509                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1049750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1049750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95431.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95431.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       578750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       578750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96458.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96458.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3651085500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3651085500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10611.646380                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10611.646380                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.687339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3796059                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3796059                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9507899375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9508135625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    774                       # Simulator instruction rate (inst/s)
host_mem_usage                                7478292                       # Number of bytes of host memory used
host_op_rate                                      790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11406.38                       # Real time elapsed on the host
host_tick_rate                                 508925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8832371                       # Number of instructions simulated
sim_ops                                       9007975                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005805                       # Number of seconds simulated
sim_ticks                                  5805000000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563095                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  905378                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               909351                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1705                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            915391                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                828                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              212                       # Number of indirect misses.
system.cpu.branchPred.lookups                  921593                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     650                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          537                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3275987                       # Number of instructions committed
system.cpu.committedOps                       3291950                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.835176                       # CPI: cycles per instruction
system.cpu.discardedOps                          7894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1440768                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            584159                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           364283                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1226913                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.352712                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          9288000                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2336762     70.98%     70.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.01%     70.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                 584961     17.77%     88.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                369986     11.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3291950                       # Class of committed instruction
system.cpu.tickCycles                         8061087                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221640                       # Transaction distribution
system.membus.trans_dist::ReadResp             222132                       # Transaction distribution
system.membus.trans_dist::WriteReq             126888                       # Transaction distribution
system.membus.trans_dist::WriteResp            126888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          183                       # Transaction distribution
system.membus.trans_dist::CleanEvict              212                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           383                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344064                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       345209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1042512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        50352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22077424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            693136                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004161                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  693124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              693136                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1380405070                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              23.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8951999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              202562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1760250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7122715                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1361279245                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             546500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       445920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       445920                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1383360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22030128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy   1834256926                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1183200000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       180224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       386799                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       386799    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       386799                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    990153695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1228800000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     10485760                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485760                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2621440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2801664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1441792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1769472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1806332472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    993482860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2799815332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    993482860                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1806332472                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2799815332                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2799815332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2799815332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5599630663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    632216365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    361266494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    993482860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    361266494                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    632216365                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    993482860                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    993482860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    993482860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   1986965719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         6976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          109                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          120                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1201723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121275                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1322997                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1201723                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1201723                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1201723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121275                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1322997                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10485760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14180032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7876032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        57344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123063                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1806332472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    632216365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4178467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2442727304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2017571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    993482860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    361266494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1356766925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2017571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2799815332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    993482860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4178467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3799494229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    252145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     90112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125876250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3088                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3088                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             125465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123063                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1809                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7707                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8419061835                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1098765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14187578085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38311.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64561.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        39                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123063                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  149043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    103                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.462219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.132727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.301110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          610      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          585      2.49%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          301      1.28%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      1.59%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          659      2.80%     10.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          363      1.54%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          305      1.30%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          541      2.30%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19767     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.167422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    443.711690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2998     97.09%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.03%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            8      0.26%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.03%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.06%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           52      1.68%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            1      0.03%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3519            1      0.03%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3904-3967            2      0.06%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4031            8      0.26%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095           13      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      39.854598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.584959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     34.514269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1149     37.21%     37.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47          1570     50.84%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            45      1.46%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            83      2.69%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            56      1.81%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          131      4.24%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            9      0.29%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            9      0.29%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            6      0.19%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.10%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.10%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.13%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.03%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.06%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.03%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.10%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3088                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14064192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  115776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7876544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14179968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7876032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2422.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1356.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2442.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1356.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5804989375                       # Total gap between requests
system.mem_ctrls.avgGap                      16844.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10370112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3670016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1786410335.917312622070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 632216365.202411651611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4145391.903531438205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2271145.564168819692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 993317484.926787257195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 361266494.401378095150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       163840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        57344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10022672795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   4141961755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22943535                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2860028715                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121024704485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   9490851250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     61173.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     72230.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     60697.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15628572.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1343047.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    289637.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1519401195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    314160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3974800430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2548008                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2548008                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2548008                       # number of overall hits
system.cpu.icache.overall_hits::total         2548008                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total           109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4733750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4733750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4733750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4733750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2548117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2548117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2548117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2548117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43428.899083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43428.899083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43428.899083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43428.899083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4562875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4562875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4562875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4562875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.238532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.238532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.238532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.238532                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2548008                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2548008                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4733750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4733750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2548117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2548117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43428.899083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43428.899083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4562875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4562875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.238532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.238532                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.400899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4268085                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               231                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18476.558442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.400899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.440236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.441406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5096343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5096343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       604476                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           604476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       604476                       # number of overall hits
system.cpu.dcache.overall_hits::total          604476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          395                       # number of overall misses
system.cpu.dcache.overall_misses::total           395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37147750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37147750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37147750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37147750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       604871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       604871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       604871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       604871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94044.936709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94044.936709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94044.936709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94044.936709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          183                       # number of writebacks
system.cpu.dcache.writebacks::total               183                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     35987750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     35987750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     35987750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     35987750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9889000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9889000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000643                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92513.496144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92513.496144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92513.496144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92513.496144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.277778                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.277778                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    390                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       583333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          583333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35938375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35938375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       583717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       583717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93589.518229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93589.518229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35332375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35332375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9889000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9889000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92251.631854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92251.631854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21686.403509                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21686.403509                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1209375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1209375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109943.181818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109943.181818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       655375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       655375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109229.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109229.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3651085500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3651085500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10611.646380                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10611.646380                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              613305                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            679.939024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3796130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3796130                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9508135625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
