// Seed: 5476398
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6
);
  wire id_8;
  wire id_9;
  module_0();
  assign id_3 = id_4 == id_1;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  assign id_6 = 1'b0;
  wire id_10;
endmodule
