{"vcs1":{"timestamp_begin":1678595206.747482490, "rt":0.31, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1678595207.089717540, "rt":0.26, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1678595207.366948703, "rt":0.21, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678595206.503755462}
{"VCS_COMP_START_TIME": 1678595206.503755462}
{"VCS_COMP_END_TIME": 1678595207.620077741}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob1.sv -debug"}
{"vcs1": {"peak_mem": 337028}}
{"stitch_vcselab": {"peak_mem": 222568}}
