# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_25_ring_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring {C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:58 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring" C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring.v 
# -- Compiling module q_6_25_ring
# 
# Top level modules:
# 	q_6_25_ring
# End time: 22:58:58 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:19 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v 
# -- Compiling module q_6_25_ring_tb
# 
# Top level modules:
# 	q_6_25_ring_tb
# End time: 22:59:19 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_25_ring_tb
# vsim work.q_6_25_ring_tb 
# Start time: 22:59:24 on Nov 10,2019
# Loading work.q_6_25_ring_tb
# Loading work.q_6_25_ring
# ** Fatal: (vsim-3365) C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v(6): Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /q_6_25_ring_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring.v
# FATAL ERROR while loading design
# Error loading design
# End time: 22:59:24 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:43 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v 
# -- Compiling module q_6_25_ring_tb
# 
# Top level modules:
# 	q_6_25_ring_tb
# End time: 22:59:43 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_25_ring_tb
# vsim work.q_6_25_ring_tb 
# Start time: 22:59:46 on Nov 10,2019
# Loading work.q_6_25_ring_tb
# Loading work.q_6_25_ring
add wave -position insertpoint  \
sim:/q_6_25_ring_tb/rstb \
sim:/q_6_25_ring_tb/clk \
sim:/q_6_25_ring_tb/cnt_en \
sim:/q_6_25_ring_tb/out
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v(18)
#    Time: 500 ps  Iteration: 0  Instance: /q_6_25_ring_tb
# 1
# Break in Module q_6_25_ring_tb at C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_ring/q_6_25_ring_tb.v line 18
# End time: 23:00:34 on Nov 10,2019, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
