// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module layernorm_save_data (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_data_V_dout,
        in_V_data_V_empty_n,
        in_V_data_V_read,
        in_V_id_V_dout,
        in_V_id_V_empty_n,
        in_V_id_V_read,
        in_V_dest_V_dout,
        in_V_dest_V_empty_n,
        in_V_dest_V_read,
        in_V_user_V_dout,
        in_V_user_V_empty_n,
        in_V_user_V_read,
        in_V_last_V_dout,
        in_V_last_V_empty_n,
        in_V_last_V_read,
        n_pipe1_V_V_din,
        n_pipe1_V_V_full_n,
        n_pipe1_V_V_write,
        mean_pipe1_V_V_din,
        mean_pipe1_V_V_full_n,
        mean_pipe1_V_V_write,
        mean_pipe2_V_V_din,
        mean_pipe2_V_V_full_n,
        mean_pipe2_V_V_write,
        in_compute_V_V_0_din,
        in_compute_V_V_0_full_n,
        in_compute_V_V_0_write,
        in_compute_y_V_V_0_din,
        in_compute_y_V_V_0_full_n,
        in_compute_y_V_V_0_write,
        in_compute_V_V_1_din,
        in_compute_V_V_1_full_n,
        in_compute_V_V_1_write,
        in_compute_y_V_V_1_din,
        in_compute_y_V_V_1_full_n,
        in_compute_y_V_V_1_write,
        in_compute_V_V_2_din,
        in_compute_V_V_2_full_n,
        in_compute_V_V_2_write,
        in_compute_y_V_V_2_din,
        in_compute_y_V_V_2_full_n,
        in_compute_y_V_V_2_write,
        in_compute_V_V_3_din,
        in_compute_V_V_3_full_n,
        in_compute_V_V_3_write,
        in_compute_y_V_V_3_din,
        in_compute_y_V_V_3_full_n,
        in_compute_y_V_V_3_write,
        in_compute_V_V_4_din,
        in_compute_V_V_4_full_n,
        in_compute_V_V_4_write,
        in_compute_y_V_V_4_din,
        in_compute_y_V_V_4_full_n,
        in_compute_y_V_V_4_write,
        in_compute_V_V_5_din,
        in_compute_V_V_5_full_n,
        in_compute_V_V_5_write,
        in_compute_y_V_V_5_din,
        in_compute_y_V_V_5_full_n,
        in_compute_y_V_V_5_write,
        in_compute_V_V_6_din,
        in_compute_V_V_6_full_n,
        in_compute_V_V_6_write,
        in_compute_y_V_V_6_din,
        in_compute_y_V_V_6_full_n,
        in_compute_y_V_V_6_write,
        in_compute_V_V_7_din,
        in_compute_V_V_7_full_n,
        in_compute_V_V_7_write,
        in_compute_y_V_V_7_din,
        in_compute_y_V_V_7_full_n,
        in_compute_y_V_V_7_write,
        in_compute_V_V_8_din,
        in_compute_V_V_8_full_n,
        in_compute_V_V_8_write,
        in_compute_y_V_V_8_din,
        in_compute_y_V_V_8_full_n,
        in_compute_y_V_V_8_write,
        in_compute_V_V_9_din,
        in_compute_V_V_9_full_n,
        in_compute_V_V_9_write,
        in_compute_y_V_V_9_din,
        in_compute_y_V_V_9_full_n,
        in_compute_y_V_V_9_write,
        in_compute_V_V_10_din,
        in_compute_V_V_10_full_n,
        in_compute_V_V_10_write,
        in_compute_y_V_V_10_din,
        in_compute_y_V_V_10_full_n,
        in_compute_y_V_V_10_write,
        in_compute_V_V_11_din,
        in_compute_V_V_11_full_n,
        in_compute_V_V_11_write,
        in_compute_y_V_V_11_din,
        in_compute_y_V_V_11_full_n,
        in_compute_y_V_V_11_write,
        in_compute_V_V_12_din,
        in_compute_V_V_12_full_n,
        in_compute_V_V_12_write,
        in_compute_y_V_V_12_din,
        in_compute_y_V_V_12_full_n,
        in_compute_y_V_V_12_write,
        in_compute_V_V_13_din,
        in_compute_V_V_13_full_n,
        in_compute_V_V_13_write,
        in_compute_y_V_V_13_din,
        in_compute_y_V_V_13_full_n,
        in_compute_y_V_V_13_write,
        in_compute_V_V_14_din,
        in_compute_V_V_14_full_n,
        in_compute_V_V_14_write,
        in_compute_y_V_V_14_din,
        in_compute_y_V_V_14_full_n,
        in_compute_y_V_V_14_write,
        in_compute_V_V_15_din,
        in_compute_V_V_15_full_n,
        in_compute_V_V_15_write,
        in_compute_y_V_V_15_din,
        in_compute_y_V_V_15_full_n,
        in_compute_y_V_V_15_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state50 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [511:0] in_V_data_V_dout;
input   in_V_data_V_empty_n;
output   in_V_data_V_read;
input  [7:0] in_V_id_V_dout;
input   in_V_id_V_empty_n;
output   in_V_id_V_read;
input  [7:0] in_V_dest_V_dout;
input   in_V_dest_V_empty_n;
output   in_V_dest_V_read;
input  [15:0] in_V_user_V_dout;
input   in_V_user_V_empty_n;
output   in_V_user_V_read;
input  [0:0] in_V_last_V_dout;
input   in_V_last_V_empty_n;
output   in_V_last_V_read;
output  [31:0] n_pipe1_V_V_din;
input   n_pipe1_V_V_full_n;
output   n_pipe1_V_V_write;
output  [31:0] mean_pipe1_V_V_din;
input   mean_pipe1_V_V_full_n;
output   mean_pipe1_V_V_write;
output  [31:0] mean_pipe2_V_V_din;
input   mean_pipe2_V_V_full_n;
output   mean_pipe2_V_V_write;
output  [31:0] in_compute_V_V_0_din;
input   in_compute_V_V_0_full_n;
output   in_compute_V_V_0_write;
output  [31:0] in_compute_y_V_V_0_din;
input   in_compute_y_V_V_0_full_n;
output   in_compute_y_V_V_0_write;
output  [31:0] in_compute_V_V_1_din;
input   in_compute_V_V_1_full_n;
output   in_compute_V_V_1_write;
output  [31:0] in_compute_y_V_V_1_din;
input   in_compute_y_V_V_1_full_n;
output   in_compute_y_V_V_1_write;
output  [31:0] in_compute_V_V_2_din;
input   in_compute_V_V_2_full_n;
output   in_compute_V_V_2_write;
output  [31:0] in_compute_y_V_V_2_din;
input   in_compute_y_V_V_2_full_n;
output   in_compute_y_V_V_2_write;
output  [31:0] in_compute_V_V_3_din;
input   in_compute_V_V_3_full_n;
output   in_compute_V_V_3_write;
output  [31:0] in_compute_y_V_V_3_din;
input   in_compute_y_V_V_3_full_n;
output   in_compute_y_V_V_3_write;
output  [31:0] in_compute_V_V_4_din;
input   in_compute_V_V_4_full_n;
output   in_compute_V_V_4_write;
output  [31:0] in_compute_y_V_V_4_din;
input   in_compute_y_V_V_4_full_n;
output   in_compute_y_V_V_4_write;
output  [31:0] in_compute_V_V_5_din;
input   in_compute_V_V_5_full_n;
output   in_compute_V_V_5_write;
output  [31:0] in_compute_y_V_V_5_din;
input   in_compute_y_V_V_5_full_n;
output   in_compute_y_V_V_5_write;
output  [31:0] in_compute_V_V_6_din;
input   in_compute_V_V_6_full_n;
output   in_compute_V_V_6_write;
output  [31:0] in_compute_y_V_V_6_din;
input   in_compute_y_V_V_6_full_n;
output   in_compute_y_V_V_6_write;
output  [31:0] in_compute_V_V_7_din;
input   in_compute_V_V_7_full_n;
output   in_compute_V_V_7_write;
output  [31:0] in_compute_y_V_V_7_din;
input   in_compute_y_V_V_7_full_n;
output   in_compute_y_V_V_7_write;
output  [31:0] in_compute_V_V_8_din;
input   in_compute_V_V_8_full_n;
output   in_compute_V_V_8_write;
output  [31:0] in_compute_y_V_V_8_din;
input   in_compute_y_V_V_8_full_n;
output   in_compute_y_V_V_8_write;
output  [31:0] in_compute_V_V_9_din;
input   in_compute_V_V_9_full_n;
output   in_compute_V_V_9_write;
output  [31:0] in_compute_y_V_V_9_din;
input   in_compute_y_V_V_9_full_n;
output   in_compute_y_V_V_9_write;
output  [31:0] in_compute_V_V_10_din;
input   in_compute_V_V_10_full_n;
output   in_compute_V_V_10_write;
output  [31:0] in_compute_y_V_V_10_din;
input   in_compute_y_V_V_10_full_n;
output   in_compute_y_V_V_10_write;
output  [31:0] in_compute_V_V_11_din;
input   in_compute_V_V_11_full_n;
output   in_compute_V_V_11_write;
output  [31:0] in_compute_y_V_V_11_din;
input   in_compute_y_V_V_11_full_n;
output   in_compute_y_V_V_11_write;
output  [31:0] in_compute_V_V_12_din;
input   in_compute_V_V_12_full_n;
output   in_compute_V_V_12_write;
output  [31:0] in_compute_y_V_V_12_din;
input   in_compute_y_V_V_12_full_n;
output   in_compute_y_V_V_12_write;
output  [31:0] in_compute_V_V_13_din;
input   in_compute_V_V_13_full_n;
output   in_compute_V_V_13_write;
output  [31:0] in_compute_y_V_V_13_din;
input   in_compute_y_V_V_13_full_n;
output   in_compute_y_V_V_13_write;
output  [31:0] in_compute_V_V_14_din;
input   in_compute_V_V_14_full_n;
output   in_compute_V_V_14_write;
output  [31:0] in_compute_y_V_V_14_din;
input   in_compute_y_V_V_14_full_n;
output   in_compute_y_V_V_14_write;
output  [31:0] in_compute_V_V_15_din;
input   in_compute_V_V_15_full_n;
output   in_compute_V_V_15_write;
output  [31:0] in_compute_y_V_V_15_din;
input   in_compute_y_V_V_15_full_n;
output   in_compute_y_V_V_15_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg n_pipe1_V_V_write;
reg mean_pipe1_V_V_write;
reg mean_pipe2_V_V_write;
reg in_compute_V_V_0_write;
reg in_compute_y_V_V_0_write;
reg in_compute_V_V_1_write;
reg in_compute_y_V_V_1_write;
reg in_compute_V_V_2_write;
reg in_compute_y_V_V_2_write;
reg in_compute_V_V_3_write;
reg in_compute_y_V_V_3_write;
reg in_compute_V_V_4_write;
reg in_compute_y_V_V_4_write;
reg in_compute_V_V_5_write;
reg in_compute_y_V_V_5_write;
reg in_compute_V_V_6_write;
reg in_compute_y_V_V_6_write;
reg in_compute_V_V_7_write;
reg in_compute_y_V_V_7_write;
reg in_compute_V_V_8_write;
reg in_compute_y_V_V_8_write;
reg in_compute_V_V_9_write;
reg in_compute_y_V_V_9_write;
reg in_compute_V_V_10_write;
reg in_compute_y_V_V_10_write;
reg in_compute_V_V_11_write;
reg in_compute_y_V_V_11_write;
reg in_compute_V_V_12_write;
reg in_compute_y_V_V_12_write;
reg in_compute_V_V_13_write;
reg in_compute_y_V_V_13_write;
reg in_compute_V_V_14_write;
reg in_compute_y_V_V_14_write;
reg in_compute_V_V_15_write;
reg in_compute_y_V_V_15_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_2373;
reg    in_V_id_V_blk_n;
reg    in_V_dest_V_blk_n;
reg    in_V_user_V_blk_n;
reg    in_V_last_V_blk_n;
reg    n_pipe1_V_V_blk_n;
reg    mean_pipe1_V_V_blk_n;
reg    ap_enable_reg_pp0_iter47;
reg   [0:0] tmp_7_i_reg_2403;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter46_reg;
reg    mean_pipe2_V_V_blk_n;
reg    in_compute_V_V_0_blk_n;
reg    in_compute_y_V_V_0_blk_n;
reg    in_compute_V_V_1_blk_n;
reg    in_compute_y_V_V_1_blk_n;
reg    in_compute_V_V_2_blk_n;
reg    in_compute_y_V_V_2_blk_n;
reg    in_compute_V_V_3_blk_n;
reg    in_compute_y_V_V_3_blk_n;
reg    in_compute_V_V_4_blk_n;
reg    in_compute_y_V_V_4_blk_n;
reg    in_compute_V_V_5_blk_n;
reg    in_compute_y_V_V_5_blk_n;
reg    in_compute_V_V_6_blk_n;
reg    in_compute_y_V_V_6_blk_n;
reg    in_compute_V_V_7_blk_n;
reg    in_compute_y_V_V_7_blk_n;
reg    in_compute_V_V_8_blk_n;
reg    in_compute_y_V_V_8_blk_n;
reg    in_compute_V_V_9_blk_n;
reg    in_compute_y_V_V_9_blk_n;
reg    in_compute_V_V_10_blk_n;
reg    in_compute_y_V_V_10_blk_n;
reg    in_compute_V_V_11_blk_n;
reg    in_compute_y_V_V_11_blk_n;
reg    in_compute_V_V_12_blk_n;
reg    in_compute_y_V_V_12_blk_n;
reg    in_compute_V_V_13_blk_n;
reg    in_compute_y_V_V_13_blk_n;
reg    in_compute_V_V_14_blk_n;
reg    in_compute_y_V_V_14_blk_n;
reg    in_compute_V_V_15_blk_n;
reg    in_compute_y_V_V_15_blk_n;
reg   [37:0] indvar_flatten_reg_1033;
reg   [5:0] j_i_reg_1044;
wire   [37:0] bound_fu_1106_p2;
reg   [37:0] bound_reg_2368;
wire    in_V_id_V0_status;
reg    ap_block_state1;
wire   [0:0] exitcond_flatten_fu_1112_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
wire    ap_block_state40_pp0_stage0_iter38;
wire    ap_block_state41_pp0_stage0_iter39;
wire    ap_block_state42_pp0_stage0_iter40;
wire    ap_block_state43_pp0_stage0_iter41;
wire    ap_block_state44_pp0_stage0_iter42;
wire    ap_block_state45_pp0_stage0_iter43;
wire    ap_block_state46_pp0_stage0_iter44;
wire    ap_block_state47_pp0_stage0_iter45;
wire    ap_block_state48_pp0_stage0_iter46;
reg    ap_block_state49_pp0_stage0_iter47;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter5_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter6_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter7_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter8_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter9_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter10_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter11_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter12_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter13_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter14_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter15_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter16_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter17_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter18_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter19_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter20_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter21_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter22_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter23_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter24_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter25_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter26_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter27_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter28_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter29_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter30_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter31_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter32_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter33_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter34_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter35_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter36_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter37_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter38_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter39_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter40_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter41_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter42_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter43_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter44_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter45_reg;
reg   [0:0] exitcond_flatten_reg_2373_pp0_iter46_reg;
wire   [37:0] indvar_flatten_next_fu_1117_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_26_fu_1137_p2;
reg   [0:0] tmp_i_26_reg_2382;
reg   [0:0] tmp_i_26_reg_2382_pp0_iter1_reg;
wire   [0:0] tmp_7_i_fu_1143_p2;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter1_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter2_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter3_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter4_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter5_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter6_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter7_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter8_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter9_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter10_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter11_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter12_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter13_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter14_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter15_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter16_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter17_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter18_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter19_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter20_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter21_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter22_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter23_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter24_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter25_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter26_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter27_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter28_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter29_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter30_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter31_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter32_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter33_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter34_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter35_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter36_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter37_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter38_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter39_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter40_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter41_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter42_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter43_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter44_reg;
reg   [0:0] tmp_7_i_reg_2403_pp0_iter45_reg;
wire   [5:0] j_fu_1149_p2;
wire   [40:0] sum_0_V_fu_1329_p2;
reg   [40:0] sum_0_V_reg_2412;
wire   [31:0] tmp_4_fu_1351_p1;
reg   [31:0] tmp_4_reg_2417;
wire   [40:0] sum_3_V_fu_1407_p2;
reg   [40:0] sum_3_V_reg_2422;
wire   [40:0] sum_4_V_fu_1433_p2;
reg   [40:0] sum_4_V_reg_2427;
wire   [40:0] sum_7_V_fu_1511_p2;
reg   [40:0] sum_7_V_reg_2432;
wire   [40:0] sum_8_V_fu_1537_p2;
reg   [40:0] sum_8_V_reg_2437;
wire   [40:0] sum_13_V_fu_1667_p2;
reg   [40:0] sum_13_V_reg_2442;
wire   [40:0] sum_14_V_fu_1693_p2;
reg   [40:0] sum_14_V_reg_2447;
wire   [40:0] tmp1_fu_1805_p2;
reg   [40:0] tmp1_reg_2452;
wire   [40:0] tmp4_fu_1811_p2;
reg   [40:0] tmp4_reg_2457;
wire   [40:0] tmp8_fu_1817_p2;
reg   [40:0] tmp8_reg_2462;
wire   [40:0] tmp12_fu_1829_p2;
reg   [40:0] tmp12_reg_2467;
wire   [31:0] tmp15_fu_1835_p2;
reg   [31:0] tmp15_reg_2472;
wire   [31:0] tmp20_fu_1853_p2;
reg   [31:0] tmp20_reg_2477;
wire   [31:0] tmp28_fu_1895_p2;
reg   [31:0] tmp28_reg_2482;
wire   [31:0] tmp32_fu_1913_p2;
reg   [31:0] tmp32_reg_2487;
wire   [31:0] tmp35_fu_1931_p2;
reg   [31:0] tmp35_reg_2492;
wire   [31:0] tmp45_fu_1979_p2;
reg   [31:0] tmp45_reg_2497;
wire  signed [40:0] sum_val_V_14_i_fu_2053_p2;
reg  signed [40:0] sum_val_V_14_i_reg_2502;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter3_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter4_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter5_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter6_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter7_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter8_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter9_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter10_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter11_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter12_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter13_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter14_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter15_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter16_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter17_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter18_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter19_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter20_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter21_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter22_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter23_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter24_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter25_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter26_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter27_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter28_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter29_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter30_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter31_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter32_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter33_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter34_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter35_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter36_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter37_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter38_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter39_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter40_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter41_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter42_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter43_reg;
reg  signed [40:0] sum_val_V_14_i_reg_2502_pp0_iter44_reg;
reg   [0:0] tmp_46_reg_2510;
reg   [0:0] tmp_46_reg_2510_pp0_iter3_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter4_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter5_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter6_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter7_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter8_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter9_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter10_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter11_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter12_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter13_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter14_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter15_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter16_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter17_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter18_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter19_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter20_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter21_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter22_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter23_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter24_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter25_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter26_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter27_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter28_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter29_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter30_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter31_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter32_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter33_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter34_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter35_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter36_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter37_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter38_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter39_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter40_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter41_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter42_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter43_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter44_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter45_reg;
reg   [0:0] tmp_46_reg_2510_pp0_iter46_reg;
wire   [82:0] mul4_fu_2116_p2;
reg   [82:0] mul4_reg_2514;
reg   [0:0] tmp_52_reg_2519;
reg    ap_enable_reg_pp0_iter45;
reg   [31:0] tmp_54_reg_2525;
wire   [82:0] mul_fu_2135_p2;
reg   [82:0] mul_reg_2531;
reg   [0:0] tmp_49_reg_2536;
reg   [31:0] tmp_51_reg_2542;
wire   [0:0] tmp_14_i_fu_2159_p2;
reg   [0:0] tmp_14_i_reg_2548;
wire   [31:0] mean_V_1_fu_2192_p3;
reg   [31:0] mean_V_1_reg_2552;
wire   [0:0] tmp_4_i_fu_2214_p2;
reg   [0:0] tmp_4_i_reg_2558;
wire   [31:0] mean_V_fu_2247_p3;
reg   [31:0] mean_V_reg_2562;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter46;
reg   [31:0] ap_phi_mux_tmp_V_43_phi_fu_1058_p8;
wire   [31:0] mean_V_2_fu_2259_p2;
reg   [31:0] ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055;
wire   [31:0] mean_V_3_fu_2253_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter3_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter4_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter5_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter6_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter7_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter8_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter9_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter10_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter11_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter12_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter13_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter14_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter15_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter16_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter17_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter18_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter19_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter20_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter21_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter22_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter23_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter24_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter25_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter26_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter27_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter28_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter29_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter30_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter31_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter32_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter33_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter34_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter35_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter36_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter37_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter38_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter39_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter40_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter41_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter42_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter43_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter44_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter45_tmp_V_43_reg_1055;
reg   [31:0] ap_phi_reg_pp0_iter46_tmp_V_43_reg_1055;
reg    in_V_id_V0_update;
wire   [31:0] N_fu_1081_p1;
wire  signed [31:0] tmp_V_26_fu_1315_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [31:0] tmp_V_28_fu_1335_p4;
wire  signed [31:0] tmp_V_29_fu_1361_p4;
wire  signed [31:0] tmp_V_30_fu_1387_p4;
wire  signed [31:0] tmp_V_31_fu_1413_p4;
wire  signed [31:0] tmp_V_32_fu_1439_p4;
wire  signed [31:0] tmp_V_33_fu_1465_p4;
wire  signed [31:0] tmp_V_34_fu_1491_p4;
wire  signed [31:0] tmp_V_35_fu_1517_p4;
wire  signed [31:0] tmp_V_36_fu_1543_p4;
wire  signed [31:0] tmp_V_37_fu_1569_p4;
wire  signed [31:0] tmp_V_38_fu_1595_p4;
wire  signed [31:0] tmp_V_39_fu_1621_p4;
wire  signed [31:0] tmp_V_40_fu_1647_p4;
wire  signed [31:0] tmp_V_41_fu_1673_p4;
wire  signed [31:0] tmp_V_42_fu_1699_p4;
reg   [40:0] sum_0_V_1_fu_706;
reg   [40:0] sum_1_V_1_fu_710;
wire   [40:0] sum_1_V_fu_1355_p2;
reg   [40:0] sum_2_V_1_fu_714;
wire   [40:0] sum_2_V_fu_1381_p2;
reg   [40:0] sum_3_V_1_fu_718;
reg   [40:0] sum_4_V_1_fu_722;
reg   [40:0] sum_5_V_1_fu_726;
wire   [40:0] sum_5_V_fu_1459_p2;
reg   [40:0] sum_6_V_1_fu_730;
wire   [40:0] sum_6_V_fu_1485_p2;
reg   [40:0] sum_7_V_1_fu_734;
reg   [40:0] sum_8_V_1_fu_738;
reg   [40:0] sum_9_V_1_fu_742;
wire   [40:0] sum_9_V_fu_1563_p2;
reg   [40:0] sum_10_V_1_fu_746;
wire   [40:0] sum_10_V_fu_1589_p2;
reg   [40:0] sum_11_V_1_fu_750;
wire   [40:0] sum_11_V_fu_1615_p2;
reg   [40:0] sum_12_V_1_fu_754;
wire   [40:0] sum_12_V_fu_1641_p2;
reg   [40:0] sum_13_V_1_fu_758;
reg   [40:0] sum_14_V_1_fu_762;
reg   [40:0] sum_15_V_1_fu_766;
wire   [40:0] sum_15_V_fu_1719_p2;
reg   [40:0] p_0300_1_i_fu_770;
wire   [40:0] p_0300_1_i_27_fu_1988_p3;
wire   [35:0] tmp_5_fu_1094_p3;
wire   [37:0] p_shl_fu_1086_p3;
wire   [37:0] p_shl2_fu_1102_p1;
wire   [0:0] tmp_i_fu_1123_p2;
wire   [5:0] j_i_mid2_fu_1129_p3;
wire   [40:0] p_sum_V_0_1_i_fu_1308_p3;
wire  signed [40:0] tmp_9_i_fu_1321_p1;
wire   [40:0] p_sum_V_1_1_i_fu_1301_p3;
wire  signed [40:0] tmp_9_1_i_fu_1347_p1;
wire   [40:0] p_sum_V_2_1_i_fu_1294_p3;
wire  signed [40:0] tmp_9_2_i_fu_1373_p1;
wire   [40:0] p_sum_V_3_1_i_fu_1287_p3;
wire  signed [40:0] tmp_9_3_i_fu_1399_p1;
wire   [40:0] p_sum_V_4_1_i_fu_1280_p3;
wire  signed [40:0] tmp_9_4_i_fu_1425_p1;
wire   [40:0] p_sum_V_5_1_i_fu_1273_p3;
wire  signed [40:0] tmp_9_5_i_fu_1451_p1;
wire   [40:0] p_sum_V_6_1_i_fu_1266_p3;
wire  signed [40:0] tmp_9_6_i_fu_1477_p1;
wire   [40:0] p_sum_V_7_1_i_fu_1259_p3;
wire  signed [40:0] tmp_9_7_i_fu_1503_p1;
wire   [40:0] p_sum_V_8_1_i_fu_1252_p3;
wire  signed [40:0] tmp_9_8_i_fu_1529_p1;
wire   [40:0] p_sum_V_9_1_i_fu_1245_p3;
wire  signed [40:0] tmp_9_9_i_fu_1555_p1;
wire   [40:0] p_sum_V_10_1_i_fu_1238_p3;
wire  signed [40:0] tmp_9_i_28_fu_1581_p1;
wire   [40:0] p_sum_V_11_1_i_fu_1231_p3;
wire  signed [40:0] tmp_9_10_i_fu_1607_p1;
wire   [40:0] p_sum_V_12_1_i_fu_1224_p3;
wire  signed [40:0] tmp_9_11_i_fu_1633_p1;
wire   [40:0] p_sum_V_13_1_i_fu_1217_p3;
wire  signed [40:0] tmp_9_12_i_fu_1659_p1;
wire   [40:0] p_sum_V_14_1_i_fu_1210_p3;
wire  signed [40:0] tmp_9_13_i_fu_1685_p1;
wire   [40:0] p_sum_V_15_1_i_fu_1203_p3;
wire  signed [40:0] tmp_9_14_i_fu_1711_p1;
wire   [40:0] tmp11_fu_1823_p2;
wire   [31:0] tmp_3_fu_1325_p1;
wire   [31:0] tmp_6_fu_1377_p1;
wire   [31:0] tmp_7_fu_1403_p1;
wire   [31:0] tmp19_fu_1847_p2;
wire   [31:0] tmp18_fu_1841_p2;
wire   [31:0] tmp_8_fu_1429_p1;
wire   [31:0] tmp_9_fu_1455_p1;
wire   [31:0] tmp23_fu_1865_p2;
wire   [31:0] tmp22_fu_1859_p2;
wire   [31:0] tmp_10_fu_1481_p1;
wire   [31:0] tmp_11_fu_1507_p1;
wire   [31:0] tmp26_fu_1883_p2;
wire   [31:0] tmp25_fu_1877_p2;
wire   [31:0] tmp27_fu_1889_p2;
wire   [31:0] tmp24_fu_1871_p2;
wire   [31:0] tmp_12_fu_1533_p1;
wire   [31:0] tmp_13_fu_1559_p1;
wire   [31:0] tmp31_fu_1907_p2;
wire   [31:0] tmp30_fu_1901_p2;
wire   [31:0] tmp_14_fu_1585_p1;
wire   [31:0] tmp_15_fu_1611_p1;
wire   [31:0] tmp34_fu_1925_p2;
wire   [31:0] tmp33_fu_1919_p2;
wire   [31:0] tmp_16_fu_1637_p1;
wire   [31:0] tmp_17_fu_1663_p1;
wire   [31:0] tmp38_fu_1943_p2;
wire   [31:0] tmp37_fu_1937_p2;
wire   [31:0] tmp_18_fu_1689_p1;
wire   [31:0] tmp_19_fu_1715_p1;
wire   [31:0] tmp41_fu_1961_p2;
wire   [31:0] tmp42_fu_1967_p2;
wire   [31:0] tmp40_fu_1955_p2;
wire   [31:0] tmp43_fu_1973_p2;
wire   [31:0] tmp39_fu_1949_p2;
wire   [40:0] tmp_fu_2004_p2;
wire   [40:0] tmp3_fu_2013_p2;
wire   [40:0] tmp5_fu_2017_p2;
wire   [40:0] tmp2_fu_2008_p2;
wire   [40:0] tmp7_fu_2028_p2;
wire   [40:0] tmp10_fu_2038_p2;
wire   [40:0] tmp13_fu_2042_p2;
wire   [40:0] tmp9_fu_2033_p2;
wire   [40:0] tmp14_fu_2047_p2;
wire   [40:0] tmp6_fu_2022_p2;
wire   [31:0] tmp_20_fu_2000_p1;
wire   [31:0] tmp16_fu_2059_p2;
wire   [31:0] tmp17_fu_2064_p2;
wire   [31:0] tmp21_fu_2069_p2;
wire   [31:0] tmp36_fu_2079_p2;
wire   [31:0] tmp44_fu_2083_p2;
wire   [31:0] tmp29_fu_2074_p2;
wire   [31:0] tmp_1_i_fu_2088_p2;
wire  signed [40:0] grp_fu_2102_p0;
wire   [10:0] grp_fu_2102_p1;
wire  signed [40:0] mul4_fu_2116_p0;
wire  signed [40:0] mul_fu_2135_p0;
wire   [32:0] grp_fu_2102_p2;
wire   [10:0] tmp_48_fu_2155_p1;
wire   [82:0] neg_mul5_fu_2165_p2;
wire   [31:0] tmp_53_fu_2170_p4;
wire   [31:0] p_v_v_fu_2180_p3;
wire   [31:0] neg_ti8_fu_2186_p2;
wire   [32:0] ret_V_fu_2151_p1;
wire   [32:0] r_V_fu_2198_p2;
wire  signed [33:0] lhs_V_fu_2204_p1;
wire   [33:0] ret_V_2_fu_2208_p2;
wire   [82:0] neg_mul_fu_2220_p2;
wire   [31:0] tmp_50_fu_2225_p4;
wire   [31:0] p_v9_v_fu_2235_p3;
wire   [31:0] neg_ti_fu_2241_p2;
reg    grp_fu_2102_ce;
wire    ap_CS_fsm_state50;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2140;
reg    ap_condition_945;
reg    ap_condition_948;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
end

kernel_29_srem_41s_11ns_33_45_1 #(
    .ID( 1 ),
    .NUM_STAGE( 45 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 33 ))
kernel_29_srem_41s_11ns_33_45_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2102_p0),
    .din1(grp_fu_2102_p1),
    .ce(grp_fu_2102_ce),
    .dout(grp_fu_2102_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state50)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end else if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter47 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        if ((1'b1 == ap_condition_948)) begin
            ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055 <= mean_V_1_fu_2192_p3;
        end else if ((1'b1 == ap_condition_945)) begin
            ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055 <= mean_V_fu_2247_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter46_tmp_V_43_reg_1055;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1112_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1033 <= indvar_flatten_next_fu_1117_p2;
    end else if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1033 <= 38'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1112_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_i_reg_1044 <= j_fu_1149_p2;
    end else if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_i_reg_1044 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_7_i_reg_2403_pp0_iter1_reg == 1'd1)) begin
            p_0300_1_i_fu_770 <= sum_val_V_14_i_fu_2053_p2;
        end else if ((tmp_7_i_reg_2403_pp0_iter1_reg == 1'd0)) begin
            p_0300_1_i_fu_770 <= p_0300_1_i_27_fu_1988_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter9_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter10_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter11_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter12_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter13_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter14_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter15_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter16_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter17_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter18_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter0_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter19_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter20_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter21_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter22_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter23_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter24_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter25_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter26_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter27_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter28_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter1_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter29_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter30_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter31_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter32_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter33_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter34_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter35_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter36_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter37_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter38_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter2_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter39_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter40_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter41_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter42_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter43_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter44_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter45_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter3_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter4_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter5_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter6_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter7_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_tmp_V_43_reg_1055 <= ap_phi_reg_pp0_iter8_tmp_V_43_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bound_reg_2368[37 : 4] <= bound_fu_1106_p2[37 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_2373 <= exitcond_flatten_fu_1112_p2;
        exitcond_flatten_reg_2373_pp0_iter1_reg <= exitcond_flatten_reg_2373;
        tmp_7_i_reg_2403_pp0_iter1_reg <= tmp_7_i_reg_2403;
        tmp_i_26_reg_2382_pp0_iter1_reg <= tmp_i_26_reg_2382;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_2373_pp0_iter10_reg <= exitcond_flatten_reg_2373_pp0_iter9_reg;
        exitcond_flatten_reg_2373_pp0_iter11_reg <= exitcond_flatten_reg_2373_pp0_iter10_reg;
        exitcond_flatten_reg_2373_pp0_iter12_reg <= exitcond_flatten_reg_2373_pp0_iter11_reg;
        exitcond_flatten_reg_2373_pp0_iter13_reg <= exitcond_flatten_reg_2373_pp0_iter12_reg;
        exitcond_flatten_reg_2373_pp0_iter14_reg <= exitcond_flatten_reg_2373_pp0_iter13_reg;
        exitcond_flatten_reg_2373_pp0_iter15_reg <= exitcond_flatten_reg_2373_pp0_iter14_reg;
        exitcond_flatten_reg_2373_pp0_iter16_reg <= exitcond_flatten_reg_2373_pp0_iter15_reg;
        exitcond_flatten_reg_2373_pp0_iter17_reg <= exitcond_flatten_reg_2373_pp0_iter16_reg;
        exitcond_flatten_reg_2373_pp0_iter18_reg <= exitcond_flatten_reg_2373_pp0_iter17_reg;
        exitcond_flatten_reg_2373_pp0_iter19_reg <= exitcond_flatten_reg_2373_pp0_iter18_reg;
        exitcond_flatten_reg_2373_pp0_iter20_reg <= exitcond_flatten_reg_2373_pp0_iter19_reg;
        exitcond_flatten_reg_2373_pp0_iter21_reg <= exitcond_flatten_reg_2373_pp0_iter20_reg;
        exitcond_flatten_reg_2373_pp0_iter22_reg <= exitcond_flatten_reg_2373_pp0_iter21_reg;
        exitcond_flatten_reg_2373_pp0_iter23_reg <= exitcond_flatten_reg_2373_pp0_iter22_reg;
        exitcond_flatten_reg_2373_pp0_iter24_reg <= exitcond_flatten_reg_2373_pp0_iter23_reg;
        exitcond_flatten_reg_2373_pp0_iter25_reg <= exitcond_flatten_reg_2373_pp0_iter24_reg;
        exitcond_flatten_reg_2373_pp0_iter26_reg <= exitcond_flatten_reg_2373_pp0_iter25_reg;
        exitcond_flatten_reg_2373_pp0_iter27_reg <= exitcond_flatten_reg_2373_pp0_iter26_reg;
        exitcond_flatten_reg_2373_pp0_iter28_reg <= exitcond_flatten_reg_2373_pp0_iter27_reg;
        exitcond_flatten_reg_2373_pp0_iter29_reg <= exitcond_flatten_reg_2373_pp0_iter28_reg;
        exitcond_flatten_reg_2373_pp0_iter2_reg <= exitcond_flatten_reg_2373_pp0_iter1_reg;
        exitcond_flatten_reg_2373_pp0_iter30_reg <= exitcond_flatten_reg_2373_pp0_iter29_reg;
        exitcond_flatten_reg_2373_pp0_iter31_reg <= exitcond_flatten_reg_2373_pp0_iter30_reg;
        exitcond_flatten_reg_2373_pp0_iter32_reg <= exitcond_flatten_reg_2373_pp0_iter31_reg;
        exitcond_flatten_reg_2373_pp0_iter33_reg <= exitcond_flatten_reg_2373_pp0_iter32_reg;
        exitcond_flatten_reg_2373_pp0_iter34_reg <= exitcond_flatten_reg_2373_pp0_iter33_reg;
        exitcond_flatten_reg_2373_pp0_iter35_reg <= exitcond_flatten_reg_2373_pp0_iter34_reg;
        exitcond_flatten_reg_2373_pp0_iter36_reg <= exitcond_flatten_reg_2373_pp0_iter35_reg;
        exitcond_flatten_reg_2373_pp0_iter37_reg <= exitcond_flatten_reg_2373_pp0_iter36_reg;
        exitcond_flatten_reg_2373_pp0_iter38_reg <= exitcond_flatten_reg_2373_pp0_iter37_reg;
        exitcond_flatten_reg_2373_pp0_iter39_reg <= exitcond_flatten_reg_2373_pp0_iter38_reg;
        exitcond_flatten_reg_2373_pp0_iter3_reg <= exitcond_flatten_reg_2373_pp0_iter2_reg;
        exitcond_flatten_reg_2373_pp0_iter40_reg <= exitcond_flatten_reg_2373_pp0_iter39_reg;
        exitcond_flatten_reg_2373_pp0_iter41_reg <= exitcond_flatten_reg_2373_pp0_iter40_reg;
        exitcond_flatten_reg_2373_pp0_iter42_reg <= exitcond_flatten_reg_2373_pp0_iter41_reg;
        exitcond_flatten_reg_2373_pp0_iter43_reg <= exitcond_flatten_reg_2373_pp0_iter42_reg;
        exitcond_flatten_reg_2373_pp0_iter44_reg <= exitcond_flatten_reg_2373_pp0_iter43_reg;
        exitcond_flatten_reg_2373_pp0_iter45_reg <= exitcond_flatten_reg_2373_pp0_iter44_reg;
        exitcond_flatten_reg_2373_pp0_iter46_reg <= exitcond_flatten_reg_2373_pp0_iter45_reg;
        exitcond_flatten_reg_2373_pp0_iter4_reg <= exitcond_flatten_reg_2373_pp0_iter3_reg;
        exitcond_flatten_reg_2373_pp0_iter5_reg <= exitcond_flatten_reg_2373_pp0_iter4_reg;
        exitcond_flatten_reg_2373_pp0_iter6_reg <= exitcond_flatten_reg_2373_pp0_iter5_reg;
        exitcond_flatten_reg_2373_pp0_iter7_reg <= exitcond_flatten_reg_2373_pp0_iter6_reg;
        exitcond_flatten_reg_2373_pp0_iter8_reg <= exitcond_flatten_reg_2373_pp0_iter7_reg;
        exitcond_flatten_reg_2373_pp0_iter9_reg <= exitcond_flatten_reg_2373_pp0_iter8_reg;
        sum_val_V_14_i_reg_2502_pp0_iter10_reg <= sum_val_V_14_i_reg_2502_pp0_iter9_reg;
        sum_val_V_14_i_reg_2502_pp0_iter11_reg <= sum_val_V_14_i_reg_2502_pp0_iter10_reg;
        sum_val_V_14_i_reg_2502_pp0_iter12_reg <= sum_val_V_14_i_reg_2502_pp0_iter11_reg;
        sum_val_V_14_i_reg_2502_pp0_iter13_reg <= sum_val_V_14_i_reg_2502_pp0_iter12_reg;
        sum_val_V_14_i_reg_2502_pp0_iter14_reg <= sum_val_V_14_i_reg_2502_pp0_iter13_reg;
        sum_val_V_14_i_reg_2502_pp0_iter15_reg <= sum_val_V_14_i_reg_2502_pp0_iter14_reg;
        sum_val_V_14_i_reg_2502_pp0_iter16_reg <= sum_val_V_14_i_reg_2502_pp0_iter15_reg;
        sum_val_V_14_i_reg_2502_pp0_iter17_reg <= sum_val_V_14_i_reg_2502_pp0_iter16_reg;
        sum_val_V_14_i_reg_2502_pp0_iter18_reg <= sum_val_V_14_i_reg_2502_pp0_iter17_reg;
        sum_val_V_14_i_reg_2502_pp0_iter19_reg <= sum_val_V_14_i_reg_2502_pp0_iter18_reg;
        sum_val_V_14_i_reg_2502_pp0_iter20_reg <= sum_val_V_14_i_reg_2502_pp0_iter19_reg;
        sum_val_V_14_i_reg_2502_pp0_iter21_reg <= sum_val_V_14_i_reg_2502_pp0_iter20_reg;
        sum_val_V_14_i_reg_2502_pp0_iter22_reg <= sum_val_V_14_i_reg_2502_pp0_iter21_reg;
        sum_val_V_14_i_reg_2502_pp0_iter23_reg <= sum_val_V_14_i_reg_2502_pp0_iter22_reg;
        sum_val_V_14_i_reg_2502_pp0_iter24_reg <= sum_val_V_14_i_reg_2502_pp0_iter23_reg;
        sum_val_V_14_i_reg_2502_pp0_iter25_reg <= sum_val_V_14_i_reg_2502_pp0_iter24_reg;
        sum_val_V_14_i_reg_2502_pp0_iter26_reg <= sum_val_V_14_i_reg_2502_pp0_iter25_reg;
        sum_val_V_14_i_reg_2502_pp0_iter27_reg <= sum_val_V_14_i_reg_2502_pp0_iter26_reg;
        sum_val_V_14_i_reg_2502_pp0_iter28_reg <= sum_val_V_14_i_reg_2502_pp0_iter27_reg;
        sum_val_V_14_i_reg_2502_pp0_iter29_reg <= sum_val_V_14_i_reg_2502_pp0_iter28_reg;
        sum_val_V_14_i_reg_2502_pp0_iter30_reg <= sum_val_V_14_i_reg_2502_pp0_iter29_reg;
        sum_val_V_14_i_reg_2502_pp0_iter31_reg <= sum_val_V_14_i_reg_2502_pp0_iter30_reg;
        sum_val_V_14_i_reg_2502_pp0_iter32_reg <= sum_val_V_14_i_reg_2502_pp0_iter31_reg;
        sum_val_V_14_i_reg_2502_pp0_iter33_reg <= sum_val_V_14_i_reg_2502_pp0_iter32_reg;
        sum_val_V_14_i_reg_2502_pp0_iter34_reg <= sum_val_V_14_i_reg_2502_pp0_iter33_reg;
        sum_val_V_14_i_reg_2502_pp0_iter35_reg <= sum_val_V_14_i_reg_2502_pp0_iter34_reg;
        sum_val_V_14_i_reg_2502_pp0_iter36_reg <= sum_val_V_14_i_reg_2502_pp0_iter35_reg;
        sum_val_V_14_i_reg_2502_pp0_iter37_reg <= sum_val_V_14_i_reg_2502_pp0_iter36_reg;
        sum_val_V_14_i_reg_2502_pp0_iter38_reg <= sum_val_V_14_i_reg_2502_pp0_iter37_reg;
        sum_val_V_14_i_reg_2502_pp0_iter39_reg <= sum_val_V_14_i_reg_2502_pp0_iter38_reg;
        sum_val_V_14_i_reg_2502_pp0_iter3_reg <= sum_val_V_14_i_reg_2502;
        sum_val_V_14_i_reg_2502_pp0_iter40_reg <= sum_val_V_14_i_reg_2502_pp0_iter39_reg;
        sum_val_V_14_i_reg_2502_pp0_iter41_reg <= sum_val_V_14_i_reg_2502_pp0_iter40_reg;
        sum_val_V_14_i_reg_2502_pp0_iter42_reg <= sum_val_V_14_i_reg_2502_pp0_iter41_reg;
        sum_val_V_14_i_reg_2502_pp0_iter43_reg <= sum_val_V_14_i_reg_2502_pp0_iter42_reg;
        sum_val_V_14_i_reg_2502_pp0_iter44_reg <= sum_val_V_14_i_reg_2502_pp0_iter43_reg;
        sum_val_V_14_i_reg_2502_pp0_iter4_reg <= sum_val_V_14_i_reg_2502_pp0_iter3_reg;
        sum_val_V_14_i_reg_2502_pp0_iter5_reg <= sum_val_V_14_i_reg_2502_pp0_iter4_reg;
        sum_val_V_14_i_reg_2502_pp0_iter6_reg <= sum_val_V_14_i_reg_2502_pp0_iter5_reg;
        sum_val_V_14_i_reg_2502_pp0_iter7_reg <= sum_val_V_14_i_reg_2502_pp0_iter6_reg;
        sum_val_V_14_i_reg_2502_pp0_iter8_reg <= sum_val_V_14_i_reg_2502_pp0_iter7_reg;
        sum_val_V_14_i_reg_2502_pp0_iter9_reg <= sum_val_V_14_i_reg_2502_pp0_iter8_reg;
        tmp_46_reg_2510_pp0_iter10_reg <= tmp_46_reg_2510_pp0_iter9_reg;
        tmp_46_reg_2510_pp0_iter11_reg <= tmp_46_reg_2510_pp0_iter10_reg;
        tmp_46_reg_2510_pp0_iter12_reg <= tmp_46_reg_2510_pp0_iter11_reg;
        tmp_46_reg_2510_pp0_iter13_reg <= tmp_46_reg_2510_pp0_iter12_reg;
        tmp_46_reg_2510_pp0_iter14_reg <= tmp_46_reg_2510_pp0_iter13_reg;
        tmp_46_reg_2510_pp0_iter15_reg <= tmp_46_reg_2510_pp0_iter14_reg;
        tmp_46_reg_2510_pp0_iter16_reg <= tmp_46_reg_2510_pp0_iter15_reg;
        tmp_46_reg_2510_pp0_iter17_reg <= tmp_46_reg_2510_pp0_iter16_reg;
        tmp_46_reg_2510_pp0_iter18_reg <= tmp_46_reg_2510_pp0_iter17_reg;
        tmp_46_reg_2510_pp0_iter19_reg <= tmp_46_reg_2510_pp0_iter18_reg;
        tmp_46_reg_2510_pp0_iter20_reg <= tmp_46_reg_2510_pp0_iter19_reg;
        tmp_46_reg_2510_pp0_iter21_reg <= tmp_46_reg_2510_pp0_iter20_reg;
        tmp_46_reg_2510_pp0_iter22_reg <= tmp_46_reg_2510_pp0_iter21_reg;
        tmp_46_reg_2510_pp0_iter23_reg <= tmp_46_reg_2510_pp0_iter22_reg;
        tmp_46_reg_2510_pp0_iter24_reg <= tmp_46_reg_2510_pp0_iter23_reg;
        tmp_46_reg_2510_pp0_iter25_reg <= tmp_46_reg_2510_pp0_iter24_reg;
        tmp_46_reg_2510_pp0_iter26_reg <= tmp_46_reg_2510_pp0_iter25_reg;
        tmp_46_reg_2510_pp0_iter27_reg <= tmp_46_reg_2510_pp0_iter26_reg;
        tmp_46_reg_2510_pp0_iter28_reg <= tmp_46_reg_2510_pp0_iter27_reg;
        tmp_46_reg_2510_pp0_iter29_reg <= tmp_46_reg_2510_pp0_iter28_reg;
        tmp_46_reg_2510_pp0_iter30_reg <= tmp_46_reg_2510_pp0_iter29_reg;
        tmp_46_reg_2510_pp0_iter31_reg <= tmp_46_reg_2510_pp0_iter30_reg;
        tmp_46_reg_2510_pp0_iter32_reg <= tmp_46_reg_2510_pp0_iter31_reg;
        tmp_46_reg_2510_pp0_iter33_reg <= tmp_46_reg_2510_pp0_iter32_reg;
        tmp_46_reg_2510_pp0_iter34_reg <= tmp_46_reg_2510_pp0_iter33_reg;
        tmp_46_reg_2510_pp0_iter35_reg <= tmp_46_reg_2510_pp0_iter34_reg;
        tmp_46_reg_2510_pp0_iter36_reg <= tmp_46_reg_2510_pp0_iter35_reg;
        tmp_46_reg_2510_pp0_iter37_reg <= tmp_46_reg_2510_pp0_iter36_reg;
        tmp_46_reg_2510_pp0_iter38_reg <= tmp_46_reg_2510_pp0_iter37_reg;
        tmp_46_reg_2510_pp0_iter39_reg <= tmp_46_reg_2510_pp0_iter38_reg;
        tmp_46_reg_2510_pp0_iter3_reg <= tmp_46_reg_2510;
        tmp_46_reg_2510_pp0_iter40_reg <= tmp_46_reg_2510_pp0_iter39_reg;
        tmp_46_reg_2510_pp0_iter41_reg <= tmp_46_reg_2510_pp0_iter40_reg;
        tmp_46_reg_2510_pp0_iter42_reg <= tmp_46_reg_2510_pp0_iter41_reg;
        tmp_46_reg_2510_pp0_iter43_reg <= tmp_46_reg_2510_pp0_iter42_reg;
        tmp_46_reg_2510_pp0_iter44_reg <= tmp_46_reg_2510_pp0_iter43_reg;
        tmp_46_reg_2510_pp0_iter45_reg <= tmp_46_reg_2510_pp0_iter44_reg;
        tmp_46_reg_2510_pp0_iter46_reg <= tmp_46_reg_2510_pp0_iter45_reg;
        tmp_46_reg_2510_pp0_iter4_reg <= tmp_46_reg_2510_pp0_iter3_reg;
        tmp_46_reg_2510_pp0_iter5_reg <= tmp_46_reg_2510_pp0_iter4_reg;
        tmp_46_reg_2510_pp0_iter6_reg <= tmp_46_reg_2510_pp0_iter5_reg;
        tmp_46_reg_2510_pp0_iter7_reg <= tmp_46_reg_2510_pp0_iter6_reg;
        tmp_46_reg_2510_pp0_iter8_reg <= tmp_46_reg_2510_pp0_iter7_reg;
        tmp_46_reg_2510_pp0_iter9_reg <= tmp_46_reg_2510_pp0_iter8_reg;
        tmp_7_i_reg_2403_pp0_iter10_reg <= tmp_7_i_reg_2403_pp0_iter9_reg;
        tmp_7_i_reg_2403_pp0_iter11_reg <= tmp_7_i_reg_2403_pp0_iter10_reg;
        tmp_7_i_reg_2403_pp0_iter12_reg <= tmp_7_i_reg_2403_pp0_iter11_reg;
        tmp_7_i_reg_2403_pp0_iter13_reg <= tmp_7_i_reg_2403_pp0_iter12_reg;
        tmp_7_i_reg_2403_pp0_iter14_reg <= tmp_7_i_reg_2403_pp0_iter13_reg;
        tmp_7_i_reg_2403_pp0_iter15_reg <= tmp_7_i_reg_2403_pp0_iter14_reg;
        tmp_7_i_reg_2403_pp0_iter16_reg <= tmp_7_i_reg_2403_pp0_iter15_reg;
        tmp_7_i_reg_2403_pp0_iter17_reg <= tmp_7_i_reg_2403_pp0_iter16_reg;
        tmp_7_i_reg_2403_pp0_iter18_reg <= tmp_7_i_reg_2403_pp0_iter17_reg;
        tmp_7_i_reg_2403_pp0_iter19_reg <= tmp_7_i_reg_2403_pp0_iter18_reg;
        tmp_7_i_reg_2403_pp0_iter20_reg <= tmp_7_i_reg_2403_pp0_iter19_reg;
        tmp_7_i_reg_2403_pp0_iter21_reg <= tmp_7_i_reg_2403_pp0_iter20_reg;
        tmp_7_i_reg_2403_pp0_iter22_reg <= tmp_7_i_reg_2403_pp0_iter21_reg;
        tmp_7_i_reg_2403_pp0_iter23_reg <= tmp_7_i_reg_2403_pp0_iter22_reg;
        tmp_7_i_reg_2403_pp0_iter24_reg <= tmp_7_i_reg_2403_pp0_iter23_reg;
        tmp_7_i_reg_2403_pp0_iter25_reg <= tmp_7_i_reg_2403_pp0_iter24_reg;
        tmp_7_i_reg_2403_pp0_iter26_reg <= tmp_7_i_reg_2403_pp0_iter25_reg;
        tmp_7_i_reg_2403_pp0_iter27_reg <= tmp_7_i_reg_2403_pp0_iter26_reg;
        tmp_7_i_reg_2403_pp0_iter28_reg <= tmp_7_i_reg_2403_pp0_iter27_reg;
        tmp_7_i_reg_2403_pp0_iter29_reg <= tmp_7_i_reg_2403_pp0_iter28_reg;
        tmp_7_i_reg_2403_pp0_iter2_reg <= tmp_7_i_reg_2403_pp0_iter1_reg;
        tmp_7_i_reg_2403_pp0_iter30_reg <= tmp_7_i_reg_2403_pp0_iter29_reg;
        tmp_7_i_reg_2403_pp0_iter31_reg <= tmp_7_i_reg_2403_pp0_iter30_reg;
        tmp_7_i_reg_2403_pp0_iter32_reg <= tmp_7_i_reg_2403_pp0_iter31_reg;
        tmp_7_i_reg_2403_pp0_iter33_reg <= tmp_7_i_reg_2403_pp0_iter32_reg;
        tmp_7_i_reg_2403_pp0_iter34_reg <= tmp_7_i_reg_2403_pp0_iter33_reg;
        tmp_7_i_reg_2403_pp0_iter35_reg <= tmp_7_i_reg_2403_pp0_iter34_reg;
        tmp_7_i_reg_2403_pp0_iter36_reg <= tmp_7_i_reg_2403_pp0_iter35_reg;
        tmp_7_i_reg_2403_pp0_iter37_reg <= tmp_7_i_reg_2403_pp0_iter36_reg;
        tmp_7_i_reg_2403_pp0_iter38_reg <= tmp_7_i_reg_2403_pp0_iter37_reg;
        tmp_7_i_reg_2403_pp0_iter39_reg <= tmp_7_i_reg_2403_pp0_iter38_reg;
        tmp_7_i_reg_2403_pp0_iter3_reg <= tmp_7_i_reg_2403_pp0_iter2_reg;
        tmp_7_i_reg_2403_pp0_iter40_reg <= tmp_7_i_reg_2403_pp0_iter39_reg;
        tmp_7_i_reg_2403_pp0_iter41_reg <= tmp_7_i_reg_2403_pp0_iter40_reg;
        tmp_7_i_reg_2403_pp0_iter42_reg <= tmp_7_i_reg_2403_pp0_iter41_reg;
        tmp_7_i_reg_2403_pp0_iter43_reg <= tmp_7_i_reg_2403_pp0_iter42_reg;
        tmp_7_i_reg_2403_pp0_iter44_reg <= tmp_7_i_reg_2403_pp0_iter43_reg;
        tmp_7_i_reg_2403_pp0_iter45_reg <= tmp_7_i_reg_2403_pp0_iter44_reg;
        tmp_7_i_reg_2403_pp0_iter46_reg <= tmp_7_i_reg_2403_pp0_iter45_reg;
        tmp_7_i_reg_2403_pp0_iter4_reg <= tmp_7_i_reg_2403_pp0_iter3_reg;
        tmp_7_i_reg_2403_pp0_iter5_reg <= tmp_7_i_reg_2403_pp0_iter4_reg;
        tmp_7_i_reg_2403_pp0_iter6_reg <= tmp_7_i_reg_2403_pp0_iter5_reg;
        tmp_7_i_reg_2403_pp0_iter7_reg <= tmp_7_i_reg_2403_pp0_iter6_reg;
        tmp_7_i_reg_2403_pp0_iter8_reg <= tmp_7_i_reg_2403_pp0_iter7_reg;
        tmp_7_i_reg_2403_pp0_iter9_reg <= tmp_7_i_reg_2403_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403_pp0_iter45_reg == 1'd1) & (tmp_46_reg_2510_pp0_iter45_reg == 1'd0) & (exitcond_flatten_reg_2373_pp0_iter45_reg == 1'd0))) begin
        mean_V_1_reg_2552 <= mean_V_1_fu_2192_p3;
        tmp_14_i_reg_2548 <= tmp_14_i_fu_2159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_46_reg_2510_pp0_iter45_reg == 1'd1) & (tmp_7_i_reg_2403_pp0_iter45_reg == 1'd1) & (exitcond_flatten_reg_2373_pp0_iter45_reg == 1'd0))) begin
        mean_V_reg_2562 <= mean_V_fu_2247_p3;
        tmp_4_i_reg_2558 <= tmp_4_i_fu_2214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403_pp0_iter44_reg == 1'd1) & (tmp_46_reg_2510_pp0_iter44_reg == 1'd0) & (exitcond_flatten_reg_2373_pp0_iter44_reg == 1'd0))) begin
        mul4_reg_2514 <= mul4_fu_2116_p2;
        tmp_54_reg_2525 <= {{mul4_fu_2116_p2[82:51]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_46_reg_2510_pp0_iter44_reg == 1'd1) & (tmp_7_i_reg_2403_pp0_iter44_reg == 1'd1) & (exitcond_flatten_reg_2373_pp0_iter44_reg == 1'd0))) begin
        mul_reg_2531 <= mul_fu_2135_p2;
        tmp_51_reg_2542 <= {{mul_fu_2135_p2[82:51]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_0_V_1_fu_706 <= sum_0_V_fu_1329_p2;
        sum_10_V_1_fu_746 <= sum_10_V_fu_1589_p2;
        sum_11_V_1_fu_750 <= sum_11_V_fu_1615_p2;
        sum_12_V_1_fu_754 <= sum_12_V_fu_1641_p2;
        sum_13_V_1_fu_758 <= sum_13_V_fu_1667_p2;
        sum_14_V_1_fu_762 <= sum_14_V_fu_1693_p2;
        sum_15_V_1_fu_766 <= sum_15_V_fu_1719_p2;
        sum_1_V_1_fu_710 <= sum_1_V_fu_1355_p2;
        sum_2_V_1_fu_714 <= sum_2_V_fu_1381_p2;
        sum_3_V_1_fu_718 <= sum_3_V_fu_1407_p2;
        sum_4_V_1_fu_722 <= sum_4_V_fu_1433_p2;
        sum_5_V_1_fu_726 <= sum_5_V_fu_1459_p2;
        sum_6_V_1_fu_730 <= sum_6_V_fu_1485_p2;
        sum_7_V_1_fu_734 <= sum_7_V_fu_1511_p2;
        sum_8_V_1_fu_738 <= sum_8_V_fu_1537_p2;
        sum_9_V_1_fu_742 <= sum_9_V_fu_1563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_0_V_reg_2412 <= sum_0_V_fu_1329_p2;
        sum_13_V_reg_2442 <= sum_13_V_fu_1667_p2;
        sum_14_V_reg_2447 <= sum_14_V_fu_1693_p2;
        sum_3_V_reg_2422 <= sum_3_V_fu_1407_p2;
        sum_4_V_reg_2427 <= sum_4_V_fu_1433_p2;
        sum_7_V_reg_2432 <= sum_7_V_fu_1511_p2;
        sum_8_V_reg_2437 <= sum_8_V_fu_1537_p2;
        tmp_4_reg_2417 <= tmp_4_fu_1351_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403_pp0_iter1_reg == 1'd1) & (exitcond_flatten_reg_2373_pp0_iter1_reg == 1'd0))) begin
        sum_val_V_14_i_reg_2502 <= sum_val_V_14_i_fu_2053_p2;
        tmp_46_reg_2510 <= tmp_1_i_fu_2088_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403 == 1'd1) & (exitcond_flatten_reg_2373 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp12_reg_2467 <= tmp12_fu_1829_p2;
        tmp15_reg_2472 <= tmp15_fu_1835_p2;
        tmp1_reg_2452 <= tmp1_fu_1805_p2;
        tmp20_reg_2477 <= tmp20_fu_1853_p2;
        tmp28_reg_2482 <= tmp28_fu_1895_p2;
        tmp32_reg_2487 <= tmp32_fu_1913_p2;
        tmp35_reg_2492 <= tmp35_fu_1931_p2;
        tmp45_reg_2497 <= tmp45_fu_1979_p2;
        tmp4_reg_2457 <= tmp4_fu_1811_p2;
        tmp8_reg_2462 <= tmp8_fu_1817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_46_reg_2510_pp0_iter44_reg == 1'd1) & (tmp_7_i_reg_2403_pp0_iter44_reg == 1'd1) & (exitcond_flatten_reg_2373_pp0_iter44_reg == 1'd0) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        tmp_49_reg_2536 <= sum_val_V_14_i_reg_2502_pp0_iter44_reg[32'd40];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403_pp0_iter44_reg == 1'd1) & (tmp_46_reg_2510_pp0_iter44_reg == 1'd0) & (exitcond_flatten_reg_2373_pp0_iter44_reg == 1'd0) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        tmp_52_reg_2519 <= sum_val_V_14_i_reg_2502_pp0_iter44_reg[32'd40];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1112_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_i_reg_2403 <= tmp_7_i_fu_1143_p2;
        tmp_i_26_reg_2382 <= tmp_i_26_fu_1137_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1112_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2140)) begin
        if (((tmp_14_i_reg_2548 == 1'd1) & (tmp_46_reg_2510_pp0_iter46_reg == 1'd0))) begin
            ap_phi_mux_tmp_V_43_phi_fu_1058_p8 = mean_V_3_fu_2253_p2;
        end else if (((tmp_4_i_reg_2558 == 1'd1) & (tmp_46_reg_2510_pp0_iter46_reg == 1'd1))) begin
            ap_phi_mux_tmp_V_43_phi_fu_1058_p8 = mean_V_2_fu_2259_p2;
        end else begin
            ap_phi_mux_tmp_V_43_phi_fu_1058_p8 = ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055;
        end
    end else begin
        ap_phi_mux_tmp_V_43_phi_fu_1058_p8 = ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2102_ce = 1'b1;
    end else begin
        grp_fu_2102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_data_V_blk_n = in_V_data_V_empty_n;
    end else begin
        in_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_dest_V_blk_n = in_V_dest_V_empty_n;
    end else begin
        in_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_id_V0_update = 1'b1;
    end else begin
        in_V_id_V0_update = 1'b0;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_id_V_blk_n = in_V_id_V_empty_n;
    end else begin
        in_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_last_V_blk_n = in_V_last_V_empty_n;
    end else begin
        in_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_user_V_blk_n = in_V_user_V_empty_n;
    end else begin
        in_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_0_blk_n = in_compute_V_V_0_full_n;
    end else begin
        in_compute_V_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_0_write = 1'b1;
    end else begin
        in_compute_V_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_10_blk_n = in_compute_V_V_10_full_n;
    end else begin
        in_compute_V_V_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_10_write = 1'b1;
    end else begin
        in_compute_V_V_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_11_blk_n = in_compute_V_V_11_full_n;
    end else begin
        in_compute_V_V_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_11_write = 1'b1;
    end else begin
        in_compute_V_V_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_12_blk_n = in_compute_V_V_12_full_n;
    end else begin
        in_compute_V_V_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_12_write = 1'b1;
    end else begin
        in_compute_V_V_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_13_blk_n = in_compute_V_V_13_full_n;
    end else begin
        in_compute_V_V_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_13_write = 1'b1;
    end else begin
        in_compute_V_V_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_14_blk_n = in_compute_V_V_14_full_n;
    end else begin
        in_compute_V_V_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_14_write = 1'b1;
    end else begin
        in_compute_V_V_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_15_blk_n = in_compute_V_V_15_full_n;
    end else begin
        in_compute_V_V_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_15_write = 1'b1;
    end else begin
        in_compute_V_V_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_1_blk_n = in_compute_V_V_1_full_n;
    end else begin
        in_compute_V_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_1_write = 1'b1;
    end else begin
        in_compute_V_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_2_blk_n = in_compute_V_V_2_full_n;
    end else begin
        in_compute_V_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_2_write = 1'b1;
    end else begin
        in_compute_V_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_3_blk_n = in_compute_V_V_3_full_n;
    end else begin
        in_compute_V_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_3_write = 1'b1;
    end else begin
        in_compute_V_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_4_blk_n = in_compute_V_V_4_full_n;
    end else begin
        in_compute_V_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_4_write = 1'b1;
    end else begin
        in_compute_V_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_5_blk_n = in_compute_V_V_5_full_n;
    end else begin
        in_compute_V_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_5_write = 1'b1;
    end else begin
        in_compute_V_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_6_blk_n = in_compute_V_V_6_full_n;
    end else begin
        in_compute_V_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_6_write = 1'b1;
    end else begin
        in_compute_V_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_7_blk_n = in_compute_V_V_7_full_n;
    end else begin
        in_compute_V_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_7_write = 1'b1;
    end else begin
        in_compute_V_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_8_blk_n = in_compute_V_V_8_full_n;
    end else begin
        in_compute_V_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_8_write = 1'b1;
    end else begin
        in_compute_V_V_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_9_blk_n = in_compute_V_V_9_full_n;
    end else begin
        in_compute_V_V_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_V_V_9_write = 1'b1;
    end else begin
        in_compute_V_V_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_0_blk_n = in_compute_y_V_V_0_full_n;
    end else begin
        in_compute_y_V_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_0_write = 1'b1;
    end else begin
        in_compute_y_V_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_10_blk_n = in_compute_y_V_V_10_full_n;
    end else begin
        in_compute_y_V_V_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_10_write = 1'b1;
    end else begin
        in_compute_y_V_V_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_11_blk_n = in_compute_y_V_V_11_full_n;
    end else begin
        in_compute_y_V_V_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_11_write = 1'b1;
    end else begin
        in_compute_y_V_V_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_12_blk_n = in_compute_y_V_V_12_full_n;
    end else begin
        in_compute_y_V_V_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_12_write = 1'b1;
    end else begin
        in_compute_y_V_V_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_13_blk_n = in_compute_y_V_V_13_full_n;
    end else begin
        in_compute_y_V_V_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_13_write = 1'b1;
    end else begin
        in_compute_y_V_V_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_14_blk_n = in_compute_y_V_V_14_full_n;
    end else begin
        in_compute_y_V_V_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_14_write = 1'b1;
    end else begin
        in_compute_y_V_V_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_15_blk_n = in_compute_y_V_V_15_full_n;
    end else begin
        in_compute_y_V_V_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_15_write = 1'b1;
    end else begin
        in_compute_y_V_V_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_1_blk_n = in_compute_y_V_V_1_full_n;
    end else begin
        in_compute_y_V_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_1_write = 1'b1;
    end else begin
        in_compute_y_V_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_2_blk_n = in_compute_y_V_V_2_full_n;
    end else begin
        in_compute_y_V_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_2_write = 1'b1;
    end else begin
        in_compute_y_V_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_3_blk_n = in_compute_y_V_V_3_full_n;
    end else begin
        in_compute_y_V_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_3_write = 1'b1;
    end else begin
        in_compute_y_V_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_4_blk_n = in_compute_y_V_V_4_full_n;
    end else begin
        in_compute_y_V_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_4_write = 1'b1;
    end else begin
        in_compute_y_V_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_5_blk_n = in_compute_y_V_V_5_full_n;
    end else begin
        in_compute_y_V_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_5_write = 1'b1;
    end else begin
        in_compute_y_V_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_6_blk_n = in_compute_y_V_V_6_full_n;
    end else begin
        in_compute_y_V_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_6_write = 1'b1;
    end else begin
        in_compute_y_V_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_7_blk_n = in_compute_y_V_V_7_full_n;
    end else begin
        in_compute_y_V_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_7_write = 1'b1;
    end else begin
        in_compute_y_V_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_8_blk_n = in_compute_y_V_V_8_full_n;
    end else begin
        in_compute_y_V_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_8_write = 1'b1;
    end else begin
        in_compute_y_V_V_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_9_blk_n = in_compute_y_V_V_9_full_n;
    end else begin
        in_compute_y_V_V_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2373 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_compute_y_V_V_9_write = 1'b1;
    end else begin
        in_compute_y_V_V_9_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        mean_pipe1_V_V_blk_n = mean_pipe1_V_V_full_n;
    end else begin
        mean_pipe1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        mean_pipe1_V_V_write = 1'b1;
    end else begin
        mean_pipe1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        mean_pipe2_V_V_blk_n = mean_pipe2_V_V_full_n;
    end else begin
        mean_pipe2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        mean_pipe2_V_V_write = 1'b1;
    end else begin
        mean_pipe2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_pipe1_V_V_blk_n = n_pipe1_V_V_full_n;
    end else begin
        n_pipe1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_pipe1_V_V_write = 1'b1;
    end else begin
        n_pipe1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_1112_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter46 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter47 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_1112_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter46 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter47 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign N_fu_1081_p1 = in_V_data_V_dout[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter47 == 1'b1) & (((mean_pipe2_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)) | ((mean_pipe1_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((in_compute_y_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_V_id_V0_status == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter47 == 1'b1) & (((mean_pipe2_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)) | ((mean_pipe1_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((in_compute_y_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_V_id_V0_status == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter47 == 1'b1) & (((mean_pipe2_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)) | ((mean_pipe1_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((in_compute_y_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_V_id_V0_status == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (n_pipe1_V_V_full_n == 1'b0) | (in_V_id_V0_status == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((in_compute_y_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_15_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_14_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_13_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_12_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_11_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_10_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_9_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_8_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_7_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_6_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_5_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_4_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_3_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_2_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_1_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_y_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_compute_V_V_0_full_n == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)) | ((in_V_id_V0_status == 1'b0) & (exitcond_flatten_reg_2373 == 1'd0)));
end

assign ap_block_state40_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state49_pp0_stage0_iter47 = (((mean_pipe2_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)) | ((mean_pipe1_V_V_full_n == 1'b0) & (tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2140 = ((tmp_7_i_reg_2403_pp0_iter46_reg == 1'd1) & (exitcond_flatten_reg_2373_pp0_iter46_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter47 == 1'b1));
end

always @ (*) begin
    ap_condition_945 = ((tmp_46_reg_2510_pp0_iter45_reg == 1'd1) & (tmp_7_i_reg_2403_pp0_iter45_reg == 1'd1) & (tmp_4_i_fu_2214_p2 == 1'd0) & (exitcond_flatten_reg_2373_pp0_iter45_reg == 1'd0));
end

always @ (*) begin
    ap_condition_948 = ((tmp_7_i_reg_2403_pp0_iter45_reg == 1'd1) & (tmp_14_i_fu_2159_p2 == 1'd0) & (tmp_46_reg_2510_pp0_iter45_reg == 1'd0) & (exitcond_flatten_reg_2373_pp0_iter45_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_tmp_V_43_reg_1055 = 'bx;

assign ap_ready = internal_ap_ready;

assign bound_fu_1106_p2 = (p_shl_fu_1086_p3 - p_shl2_fu_1102_p1);

assign exitcond_flatten_fu_1112_p2 = ((indvar_flatten_reg_1033 == bound_reg_2368) ? 1'b1 : 1'b0);

assign grp_fu_2102_p0 = (tmp14_fu_2047_p2 + tmp6_fu_2022_p2);

assign grp_fu_2102_p1 = 41'd768;

assign in_V_data_V_read = in_V_id_V0_update;

assign in_V_dest_V_read = in_V_id_V0_update;

assign in_V_id_V0_status = (in_V_user_V_empty_n & in_V_last_V_empty_n & in_V_id_V_empty_n & in_V_dest_V_empty_n & in_V_data_V_empty_n);

assign in_V_id_V_read = in_V_id_V0_update;

assign in_V_last_V_read = in_V_id_V0_update;

assign in_V_user_V_read = in_V_id_V0_update;

assign in_compute_V_V_0_din = tmp_V_26_fu_1315_p1;

assign in_compute_V_V_10_din = {{in_V_data_V_dout[351:320]}};

assign in_compute_V_V_11_din = {{in_V_data_V_dout[383:352]}};

assign in_compute_V_V_12_din = {{in_V_data_V_dout[415:384]}};

assign in_compute_V_V_13_din = {{in_V_data_V_dout[447:416]}};

assign in_compute_V_V_14_din = {{in_V_data_V_dout[479:448]}};

assign in_compute_V_V_15_din = {{in_V_data_V_dout[511:480]}};

assign in_compute_V_V_1_din = {{in_V_data_V_dout[63:32]}};

assign in_compute_V_V_2_din = {{in_V_data_V_dout[95:64]}};

assign in_compute_V_V_3_din = {{in_V_data_V_dout[127:96]}};

assign in_compute_V_V_4_din = {{in_V_data_V_dout[159:128]}};

assign in_compute_V_V_5_din = {{in_V_data_V_dout[191:160]}};

assign in_compute_V_V_6_din = {{in_V_data_V_dout[223:192]}};

assign in_compute_V_V_7_din = {{in_V_data_V_dout[255:224]}};

assign in_compute_V_V_8_din = {{in_V_data_V_dout[287:256]}};

assign in_compute_V_V_9_din = {{in_V_data_V_dout[319:288]}};

assign in_compute_y_V_V_0_din = tmp_V_26_fu_1315_p1;

assign in_compute_y_V_V_10_din = {{in_V_data_V_dout[351:320]}};

assign in_compute_y_V_V_11_din = {{in_V_data_V_dout[383:352]}};

assign in_compute_y_V_V_12_din = {{in_V_data_V_dout[415:384]}};

assign in_compute_y_V_V_13_din = {{in_V_data_V_dout[447:416]}};

assign in_compute_y_V_V_14_din = {{in_V_data_V_dout[479:448]}};

assign in_compute_y_V_V_15_din = {{in_V_data_V_dout[511:480]}};

assign in_compute_y_V_V_1_din = {{in_V_data_V_dout[63:32]}};

assign in_compute_y_V_V_2_din = {{in_V_data_V_dout[95:64]}};

assign in_compute_y_V_V_3_din = {{in_V_data_V_dout[127:96]}};

assign in_compute_y_V_V_4_din = {{in_V_data_V_dout[159:128]}};

assign in_compute_y_V_V_5_din = {{in_V_data_V_dout[191:160]}};

assign in_compute_y_V_V_6_din = {{in_V_data_V_dout[223:192]}};

assign in_compute_y_V_V_7_din = {{in_V_data_V_dout[255:224]}};

assign in_compute_y_V_V_8_din = {{in_V_data_V_dout[287:256]}};

assign in_compute_y_V_V_9_din = {{in_V_data_V_dout[319:288]}};

assign indvar_flatten_next_fu_1117_p2 = (indvar_flatten_reg_1033 + 38'd1);

assign j_fu_1149_p2 = (j_i_mid2_fu_1129_p3 + 6'd1);

assign j_i_mid2_fu_1129_p3 = ((tmp_i_fu_1123_p2[0:0] === 1'b1) ? 6'd0 : j_i_reg_1044);

assign lhs_V_fu_2204_p1 = $signed(r_V_fu_2198_p2);

assign mean_V_1_fu_2192_p3 = ((tmp_52_reg_2519[0:0] === 1'b1) ? neg_ti8_fu_2186_p2 : tmp_54_reg_2525);

assign mean_V_2_fu_2259_p2 = ($signed(mean_V_reg_2562) + $signed(32'd4294967295));

assign mean_V_3_fu_2253_p2 = (mean_V_1_reg_2552 + 32'd1);

assign mean_V_fu_2247_p3 = ((tmp_49_reg_2536[0:0] === 1'b1) ? neg_ti_fu_2241_p2 : tmp_51_reg_2542);

assign mean_pipe1_V_V_din = ap_phi_mux_tmp_V_43_phi_fu_1058_p8;

assign mean_pipe2_V_V_din = ap_phi_mux_tmp_V_43_phi_fu_1058_p8;

assign mul4_fu_2116_p0 = sum_val_V_14_i_reg_2502_pp0_iter44_reg;

assign mul4_fu_2116_p2 = ($signed(mul4_fu_2116_p0) * $signed(83'h2AAAAAAAAAB));

assign mul_fu_2135_p0 = sum_val_V_14_i_reg_2502_pp0_iter44_reg;

assign mul_fu_2135_p2 = ($signed(mul_fu_2135_p0) * $signed(83'h2AAAAAAAAAB));

assign n_pipe1_V_V_din = N_fu_1081_p1;

assign neg_mul5_fu_2165_p2 = (83'd0 - mul4_reg_2514);

assign neg_mul_fu_2220_p2 = (83'd0 - mul_reg_2531);

assign neg_ti8_fu_2186_p2 = (32'd0 - p_v_v_fu_2180_p3);

assign neg_ti_fu_2241_p2 = (32'd0 - p_v9_v_fu_2235_p3);

assign p_0300_1_i_27_fu_1988_p3 = ((tmp_i_26_reg_2382_pp0_iter1_reg[0:0] === 1'b1) ? 41'd0 : p_0300_1_i_fu_770);

assign p_shl2_fu_1102_p1 = tmp_5_fu_1094_p3;

assign p_shl_fu_1086_p3 = {{N_fu_1081_p1}, {6'd0}};

assign p_sum_V_0_1_i_fu_1308_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_0_V_1_fu_706);

assign p_sum_V_10_1_i_fu_1238_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_10_V_1_fu_746);

assign p_sum_V_11_1_i_fu_1231_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_11_V_1_fu_750);

assign p_sum_V_12_1_i_fu_1224_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_12_V_1_fu_754);

assign p_sum_V_13_1_i_fu_1217_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_13_V_1_fu_758);

assign p_sum_V_14_1_i_fu_1210_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_14_V_1_fu_762);

assign p_sum_V_15_1_i_fu_1203_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_15_V_1_fu_766);

assign p_sum_V_1_1_i_fu_1301_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_1_V_1_fu_710);

assign p_sum_V_2_1_i_fu_1294_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_2_V_1_fu_714);

assign p_sum_V_3_1_i_fu_1287_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_3_V_1_fu_718);

assign p_sum_V_4_1_i_fu_1280_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_4_V_1_fu_722);

assign p_sum_V_5_1_i_fu_1273_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_5_V_1_fu_726);

assign p_sum_V_6_1_i_fu_1266_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_6_V_1_fu_730);

assign p_sum_V_7_1_i_fu_1259_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_7_V_1_fu_734);

assign p_sum_V_8_1_i_fu_1252_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_8_V_1_fu_738);

assign p_sum_V_9_1_i_fu_1245_p3 = ((tmp_i_26_reg_2382[0:0] === 1'b1) ? 41'd0 : sum_9_V_1_fu_742);

assign p_v9_v_fu_2235_p3 = ((tmp_49_reg_2536[0:0] === 1'b1) ? tmp_50_fu_2225_p4 : tmp_51_reg_2542);

assign p_v_v_fu_2180_p3 = ((tmp_52_reg_2519[0:0] === 1'b1) ? tmp_53_fu_2170_p4 : tmp_54_reg_2525);

assign r_V_fu_2198_p2 = (ret_V_fu_2151_p1 ^ 33'd8589934591);

assign ret_V_2_fu_2208_p2 = ($signed(lhs_V_fu_2204_p1) + $signed(34'd1));

assign ret_V_fu_2151_p1 = grp_fu_2102_p2[32:0];

assign start_out = real_start;

assign sum_0_V_fu_1329_p2 = ($signed(p_sum_V_0_1_i_fu_1308_p3) + $signed(tmp_9_i_fu_1321_p1));

assign sum_10_V_fu_1589_p2 = ($signed(p_sum_V_10_1_i_fu_1238_p3) + $signed(tmp_9_i_28_fu_1581_p1));

assign sum_11_V_fu_1615_p2 = ($signed(p_sum_V_11_1_i_fu_1231_p3) + $signed(tmp_9_10_i_fu_1607_p1));

assign sum_12_V_fu_1641_p2 = ($signed(p_sum_V_12_1_i_fu_1224_p3) + $signed(tmp_9_11_i_fu_1633_p1));

assign sum_13_V_fu_1667_p2 = ($signed(p_sum_V_13_1_i_fu_1217_p3) + $signed(tmp_9_12_i_fu_1659_p1));

assign sum_14_V_fu_1693_p2 = ($signed(p_sum_V_14_1_i_fu_1210_p3) + $signed(tmp_9_13_i_fu_1685_p1));

assign sum_15_V_fu_1719_p2 = ($signed(p_sum_V_15_1_i_fu_1203_p3) + $signed(tmp_9_14_i_fu_1711_p1));

assign sum_1_V_fu_1355_p2 = ($signed(p_sum_V_1_1_i_fu_1301_p3) + $signed(tmp_9_1_i_fu_1347_p1));

assign sum_2_V_fu_1381_p2 = ($signed(p_sum_V_2_1_i_fu_1294_p3) + $signed(tmp_9_2_i_fu_1373_p1));

assign sum_3_V_fu_1407_p2 = ($signed(p_sum_V_3_1_i_fu_1287_p3) + $signed(tmp_9_3_i_fu_1399_p1));

assign sum_4_V_fu_1433_p2 = ($signed(p_sum_V_4_1_i_fu_1280_p3) + $signed(tmp_9_4_i_fu_1425_p1));

assign sum_5_V_fu_1459_p2 = ($signed(p_sum_V_5_1_i_fu_1273_p3) + $signed(tmp_9_5_i_fu_1451_p1));

assign sum_6_V_fu_1485_p2 = ($signed(p_sum_V_6_1_i_fu_1266_p3) + $signed(tmp_9_6_i_fu_1477_p1));

assign sum_7_V_fu_1511_p2 = ($signed(p_sum_V_7_1_i_fu_1259_p3) + $signed(tmp_9_7_i_fu_1503_p1));

assign sum_8_V_fu_1537_p2 = ($signed(p_sum_V_8_1_i_fu_1252_p3) + $signed(tmp_9_8_i_fu_1529_p1));

assign sum_9_V_fu_1563_p2 = ($signed(p_sum_V_9_1_i_fu_1245_p3) + $signed(tmp_9_9_i_fu_1555_p1));

assign sum_val_V_14_i_fu_2053_p2 = (tmp14_fu_2047_p2 + tmp6_fu_2022_p2);

assign tmp10_fu_2038_p2 = (sum_4_V_reg_2427 + sum_3_V_reg_2422);

assign tmp11_fu_1823_p2 = (sum_5_V_fu_1459_p2 + sum_15_V_fu_1719_p2);

assign tmp12_fu_1829_p2 = (tmp11_fu_1823_p2 + sum_6_V_fu_1485_p2);

assign tmp13_fu_2042_p2 = (tmp12_reg_2467 + tmp10_fu_2038_p2);

assign tmp14_fu_2047_p2 = (tmp13_fu_2042_p2 + tmp9_fu_2033_p2);

assign tmp15_fu_1835_p2 = ($signed(tmp_V_26_fu_1315_p1) + $signed(tmp_3_fu_1325_p1));

assign tmp16_fu_2059_p2 = (tmp_20_fu_2000_p1 + tmp_4_reg_2417);

assign tmp17_fu_2064_p2 = (tmp16_fu_2059_p2 + tmp15_reg_2472);

assign tmp18_fu_1841_p2 = ($signed(tmp_V_28_fu_1335_p4) + $signed(tmp_6_fu_1377_p1));

assign tmp19_fu_1847_p2 = ($signed(tmp_V_29_fu_1361_p4) + $signed(tmp_7_fu_1403_p1));

assign tmp1_fu_1805_p2 = (sum_12_V_fu_1641_p2 + sum_11_V_fu_1615_p2);

assign tmp20_fu_1853_p2 = (tmp19_fu_1847_p2 + tmp18_fu_1841_p2);

assign tmp21_fu_2069_p2 = (tmp20_reg_2477 + tmp17_fu_2064_p2);

assign tmp22_fu_1859_p2 = ($signed(tmp_V_30_fu_1387_p4) + $signed(tmp_8_fu_1429_p1));

assign tmp23_fu_1865_p2 = ($signed(tmp_V_31_fu_1413_p4) + $signed(tmp_9_fu_1455_p1));

assign tmp24_fu_1871_p2 = (tmp23_fu_1865_p2 + tmp22_fu_1859_p2);

assign tmp25_fu_1877_p2 = ($signed(tmp_V_32_fu_1439_p4) + $signed(tmp_10_fu_1481_p1));

assign tmp26_fu_1883_p2 = ($signed(tmp_V_33_fu_1465_p4) + $signed(tmp_11_fu_1507_p1));

assign tmp27_fu_1889_p2 = (tmp26_fu_1883_p2 + tmp25_fu_1877_p2);

assign tmp28_fu_1895_p2 = (tmp27_fu_1889_p2 + tmp24_fu_1871_p2);

assign tmp29_fu_2074_p2 = (tmp28_reg_2482 + tmp21_fu_2069_p2);

assign tmp2_fu_2008_p2 = (tmp1_reg_2452 + tmp_fu_2004_p2);

assign tmp30_fu_1901_p2 = ($signed(tmp_V_34_fu_1491_p4) + $signed(tmp_12_fu_1533_p1));

assign tmp31_fu_1907_p2 = ($signed(tmp_V_35_fu_1517_p4) + $signed(tmp_13_fu_1559_p1));

assign tmp32_fu_1913_p2 = (tmp31_fu_1907_p2 + tmp30_fu_1901_p2);

assign tmp33_fu_1919_p2 = ($signed(tmp_V_36_fu_1543_p4) + $signed(tmp_14_fu_1585_p1));

assign tmp34_fu_1925_p2 = ($signed(tmp_V_37_fu_1569_p4) + $signed(tmp_15_fu_1611_p1));

assign tmp35_fu_1931_p2 = (tmp34_fu_1925_p2 + tmp33_fu_1919_p2);

assign tmp36_fu_2079_p2 = (tmp35_reg_2492 + tmp32_reg_2487);

assign tmp37_fu_1937_p2 = ($signed(tmp_V_38_fu_1595_p4) + $signed(tmp_16_fu_1637_p1));

assign tmp38_fu_1943_p2 = ($signed(tmp_V_39_fu_1621_p4) + $signed(tmp_17_fu_1663_p1));

assign tmp39_fu_1949_p2 = (tmp38_fu_1943_p2 + tmp37_fu_1937_p2);

assign tmp3_fu_2013_p2 = (sum_8_V_reg_2437 + sum_7_V_reg_2432);

assign tmp40_fu_1955_p2 = ($signed(tmp_V_40_fu_1647_p4) + $signed(tmp_18_fu_1689_p1));

assign tmp41_fu_1961_p2 = ($signed(tmp_19_fu_1715_p1) + $signed(tmp_V_42_fu_1699_p4));

assign tmp42_fu_1967_p2 = ($signed(tmp41_fu_1961_p2) + $signed(tmp_V_41_fu_1673_p4));

assign tmp43_fu_1973_p2 = (tmp42_fu_1967_p2 + tmp40_fu_1955_p2);

assign tmp44_fu_2083_p2 = (tmp45_reg_2497 + tmp36_fu_2079_p2);

assign tmp45_fu_1979_p2 = (tmp43_fu_1973_p2 + tmp39_fu_1949_p2);

assign tmp4_fu_1811_p2 = (sum_10_V_fu_1589_p2 + sum_9_V_fu_1563_p2);

assign tmp5_fu_2017_p2 = (tmp4_reg_2457 + tmp3_fu_2013_p2);

assign tmp6_fu_2022_p2 = (tmp5_fu_2017_p2 + tmp2_fu_2008_p2);

assign tmp7_fu_2028_p2 = (p_0300_1_i_27_fu_1988_p3 + sum_0_V_reg_2412);

assign tmp8_fu_1817_p2 = (sum_2_V_fu_1381_p2 + sum_1_V_fu_1355_p2);

assign tmp9_fu_2033_p2 = (tmp8_reg_2462 + tmp7_fu_2028_p2);

assign tmp_10_fu_1481_p1 = p_sum_V_6_1_i_fu_1266_p3[31:0];

assign tmp_11_fu_1507_p1 = p_sum_V_7_1_i_fu_1259_p3[31:0];

assign tmp_12_fu_1533_p1 = p_sum_V_8_1_i_fu_1252_p3[31:0];

assign tmp_13_fu_1559_p1 = p_sum_V_9_1_i_fu_1245_p3[31:0];

assign tmp_14_fu_1585_p1 = p_sum_V_10_1_i_fu_1238_p3[31:0];

assign tmp_14_i_fu_2159_p2 = (($signed(tmp_48_fu_2155_p1) > $signed(11'd384)) ? 1'b1 : 1'b0);

assign tmp_15_fu_1611_p1 = p_sum_V_11_1_i_fu_1231_p3[31:0];

assign tmp_16_fu_1637_p1 = p_sum_V_12_1_i_fu_1224_p3[31:0];

assign tmp_17_fu_1663_p1 = p_sum_V_13_1_i_fu_1217_p3[31:0];

assign tmp_18_fu_1689_p1 = p_sum_V_14_1_i_fu_1210_p3[31:0];

assign tmp_19_fu_1715_p1 = p_sum_V_15_1_i_fu_1203_p3[31:0];

assign tmp_1_i_fu_2088_p2 = (tmp44_fu_2083_p2 + tmp29_fu_2074_p2);

assign tmp_20_fu_2000_p1 = p_0300_1_i_27_fu_1988_p3[31:0];

assign tmp_3_fu_1325_p1 = p_sum_V_0_1_i_fu_1308_p3[31:0];

assign tmp_48_fu_2155_p1 = grp_fu_2102_p2[10:0];

assign tmp_4_fu_1351_p1 = p_sum_V_1_1_i_fu_1301_p3[31:0];

assign tmp_4_i_fu_2214_p2 = (($signed(ret_V_2_fu_2208_p2) > $signed(34'd384)) ? 1'b1 : 1'b0);

assign tmp_50_fu_2225_p4 = {{neg_mul_fu_2220_p2[82:51]}};

assign tmp_53_fu_2170_p4 = {{neg_mul5_fu_2165_p2[82:51]}};

assign tmp_5_fu_1094_p3 = {{N_fu_1081_p1}, {4'd0}};

assign tmp_6_fu_1377_p1 = p_sum_V_2_1_i_fu_1294_p3[31:0];

assign tmp_7_fu_1403_p1 = p_sum_V_3_1_i_fu_1287_p3[31:0];

assign tmp_7_i_fu_1143_p2 = ((j_i_mid2_fu_1129_p3 == 6'd47) ? 1'b1 : 1'b0);

assign tmp_8_fu_1429_p1 = p_sum_V_4_1_i_fu_1280_p3[31:0];

assign tmp_9_10_i_fu_1607_p1 = tmp_V_38_fu_1595_p4;

assign tmp_9_11_i_fu_1633_p1 = tmp_V_39_fu_1621_p4;

assign tmp_9_12_i_fu_1659_p1 = tmp_V_40_fu_1647_p4;

assign tmp_9_13_i_fu_1685_p1 = tmp_V_41_fu_1673_p4;

assign tmp_9_14_i_fu_1711_p1 = tmp_V_42_fu_1699_p4;

assign tmp_9_1_i_fu_1347_p1 = tmp_V_28_fu_1335_p4;

assign tmp_9_2_i_fu_1373_p1 = tmp_V_29_fu_1361_p4;

assign tmp_9_3_i_fu_1399_p1 = tmp_V_30_fu_1387_p4;

assign tmp_9_4_i_fu_1425_p1 = tmp_V_31_fu_1413_p4;

assign tmp_9_5_i_fu_1451_p1 = tmp_V_32_fu_1439_p4;

assign tmp_9_6_i_fu_1477_p1 = tmp_V_33_fu_1465_p4;

assign tmp_9_7_i_fu_1503_p1 = tmp_V_34_fu_1491_p4;

assign tmp_9_8_i_fu_1529_p1 = tmp_V_35_fu_1517_p4;

assign tmp_9_9_i_fu_1555_p1 = tmp_V_36_fu_1543_p4;

assign tmp_9_fu_1455_p1 = p_sum_V_5_1_i_fu_1273_p3[31:0];

assign tmp_9_i_28_fu_1581_p1 = tmp_V_37_fu_1569_p4;

assign tmp_9_i_fu_1321_p1 = tmp_V_26_fu_1315_p1;

assign tmp_V_26_fu_1315_p1 = in_V_data_V_dout[31:0];

assign tmp_V_28_fu_1335_p4 = {{in_V_data_V_dout[63:32]}};

assign tmp_V_29_fu_1361_p4 = {{in_V_data_V_dout[95:64]}};

assign tmp_V_30_fu_1387_p4 = {{in_V_data_V_dout[127:96]}};

assign tmp_V_31_fu_1413_p4 = {{in_V_data_V_dout[159:128]}};

assign tmp_V_32_fu_1439_p4 = {{in_V_data_V_dout[191:160]}};

assign tmp_V_33_fu_1465_p4 = {{in_V_data_V_dout[223:192]}};

assign tmp_V_34_fu_1491_p4 = {{in_V_data_V_dout[255:224]}};

assign tmp_V_35_fu_1517_p4 = {{in_V_data_V_dout[287:256]}};

assign tmp_V_36_fu_1543_p4 = {{in_V_data_V_dout[319:288]}};

assign tmp_V_37_fu_1569_p4 = {{in_V_data_V_dout[351:320]}};

assign tmp_V_38_fu_1595_p4 = {{in_V_data_V_dout[383:352]}};

assign tmp_V_39_fu_1621_p4 = {{in_V_data_V_dout[415:384]}};

assign tmp_V_40_fu_1647_p4 = {{in_V_data_V_dout[447:416]}};

assign tmp_V_41_fu_1673_p4 = {{in_V_data_V_dout[479:448]}};

assign tmp_V_42_fu_1699_p4 = {{in_V_data_V_dout[511:480]}};

assign tmp_fu_2004_p2 = (sum_13_V_reg_2442 + sum_14_V_reg_2447);

assign tmp_i_26_fu_1137_p2 = ((j_i_mid2_fu_1129_p3 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_1123_p2 = ((j_i_reg_1044 == 6'd48) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    bound_reg_2368[3:0] <= 4'b0000;
end

endmodule //layernorm_save_data
