Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 10 12:34:20 2024
| Host         : DESKTOP-946HOG3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |              24 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             109 |           24 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------------+---------------------------------------+------------------+----------------+
|               Clock Signal               |                     Enable Signal                     |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------------------------+---------------------------------------+------------------+----------------+
|  design_1_i/CLK_DIVIDER_0/inst/clock_out |                                                       |                                       |                2 |              4 |
| ~design_1_i/CLK_DIVIDER_0/inst/clock_out |                                                       |                                       |                2 |              4 |
| ~design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/ADC_FSM_0/inst/FSM_onehot_state[3]_i_1_n_0 | design_1_i/Edge_Detector_1/inst/PULSE |                1 |              4 |
|  clock_in_IBUF                           |                                                       |                                       |                4 |             10 |
| ~design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/ADC_FSM_0/inst/sample_out0                 |                                       |                3 |             12 |
| ~design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/ADC_FSM_0/inst/address_bram[0]_i_1_n_0     |                                       |                4 |             15 |
| ~design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/ADC_FSM_0/inst/shift_reg0                  |                                       |                3 |             16 |
| ~design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/ADC_FSM_0/inst/p_0_in_0                    |                                       |                5 |             16 |
|  design_1_i/CLK_DIVIDER_0/inst/clock_out |                                                       | design_1_i/Edge_Detector_1/inst/PULSE |                4 |             24 |
|  design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/PreEmphasisFilter_0/inst/p_0_in            |                                       |                3 |             24 |
|  design_1_i/CLK_DIVIDER_0/inst/clock_out | design_1_i/RAM_Controller_0/inst/ram_addr_a0          |                                       |                6 |             26 |
+------------------------------------------+-------------------------------------------------------+---------------------------------------+------------------+----------------+


