vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/eda/test4/test4.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Administrator/Desktop/eda/test4/db/test4.cbx.xml
design_name = test4
instance = comp, \Q1~output\, Q1~output, test4, 1
instance = comp, \Q2~output\, Q2~output, test4, 1
instance = comp, \A1~input\, A1~input, test4, 1
instance = comp, \D2~input\, D2~input, test4, 1
instance = comp, \D0~input\, D0~input, test4, 1
instance = comp, \A2~input\, A2~input, test4, 1
instance = comp, \Mux0~0\, Mux0~0, test4, 1
instance = comp, \D3~input\, D3~input, test4, 1
instance = comp, \D1~input\, D1~input, test4, 1
instance = comp, \Mux0~1\, Mux0~1, test4, 1
instance = comp, \s1~input\, s1~input, test4, 1
instance = comp, \Q1~0\, Q1~0, test4, 1
instance = comp, \s2~input\, s2~input, test4, 1
instance = comp, \Q2~0\, Q2~0, test4, 1
