-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pl_kernel_axpy_Pipeline_VITIS_LOOP_25_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xin_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    xin_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    xin_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    xin_i_empty_n : IN STD_LOGIC;
    xin_i_read : OUT STD_LOGIC;
    aty_s_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    aty_s_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    aty_s_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    aty_s_i_empty_n : IN STD_LOGIC;
    aty_s_i_read : OUT STD_LOGIC;
    cost_s_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    cost_s_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    cost_s_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    cost_s_i_empty_n : IN STD_LOGIC;
    cost_s_i_read : OUT STD_LOGIC;
    temp_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    temp_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    temp_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    temp_full_n : IN STD_LOGIC;
    temp_write : OUT STD_LOGIC;
    len : IN STD_LOGIC_VECTOR (30 downto 0);
    alpha_1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of pl_kernel_axpy_Pipeline_VITIS_LOOP_25_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln25_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal xin_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal aty_s_i_blk_n : STD_LOGIC;
    signal cost_s_i_blk_n : STD_LOGIC;
    signal temp_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln27_fu_205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_reg_514 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_reg_514_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_reg_514_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_reg_514_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_3_reg_519 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_3_reg_519_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_3_reg_519_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_3_reg_519_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_4_reg_524 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_4_reg_524_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_4_reg_524_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_4_reg_524_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_5_reg_529 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_5_reg_529_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_5_reg_529_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_5_reg_529_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_137_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i_reg_598 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_141_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_i_reg_604 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_145_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_i_reg_610 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_149_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_3_i_reg_616 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_64 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    signal add_ln25_fu_185_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (29 downto 0);
    signal xin_i_read_local : STD_LOGIC;
    signal aty_s_i_read_local : STD_LOGIC;
    signal cost_s_i_read_local : STD_LOGIC;
    signal or_ln35_5_i_fu_471_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal temp_write_local : STD_LOGIC;
    signal grp_fu_105_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_121_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_125_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_129_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_133_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_137_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_137_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_141_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_145_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_149_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln21_fu_175_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln28_fu_241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_3_fu_245_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_4_fu_255_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_5_fu_265_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln29_fu_297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln29_3_fu_301_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln29_4_fu_311_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln29_5_fu_321_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_121_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_125_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_129_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_133_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln35_3_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln35_2_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln35_1_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln35_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_ce : STD_LOGIC;
    signal grp_fu_109_ce : STD_LOGIC;
    signal grp_fu_113_ce : STD_LOGIC;
    signal grp_fu_117_ce : STD_LOGIC;
    signal grp_fu_121_ce : STD_LOGIC;
    signal grp_fu_125_ce : STD_LOGIC;
    signal grp_fu_129_ce : STD_LOGIC;
    signal grp_fu_133_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pl_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    dsub_64ns_64ns_64_3_no_dsp_1_U26 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_105_p0,
        din1 => grp_fu_105_p1,
        ce => grp_fu_105_ce,
        dout => grp_fu_105_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U27 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_109_p0,
        din1 => grp_fu_109_p1,
        ce => grp_fu_109_ce,
        dout => grp_fu_109_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U28 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_113_p0,
        din1 => grp_fu_113_p1,
        ce => grp_fu_113_ce,
        dout => grp_fu_113_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U29 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_117_p0,
        din1 => grp_fu_117_p1,
        ce => grp_fu_117_ce,
        dout => grp_fu_117_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U30 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_121_p0,
        din1 => mul_i_reg_598,
        ce => grp_fu_121_ce,
        dout => grp_fu_121_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U31 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_125_p0,
        din1 => mul_1_i_reg_604,
        ce => grp_fu_125_ce,
        dout => grp_fu_125_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U32 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_129_p0,
        din1 => mul_2_i_reg_610,
        ce => grp_fu_129_ce,
        dout => grp_fu_129_p2);

    dsub_64ns_64ns_64_3_no_dsp_1_U33 : component pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_133_p0,
        din1 => mul_3_i_reg_616,
        ce => grp_fu_133_ce,
        dout => grp_fu_133_p2);

    dmul_64ns_64ns_64_1_med_dsp_1_U34 : component pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_137_p0,
        din1 => grp_fu_137_p1,
        dout => grp_fu_137_p2);

    dmul_64ns_64ns_64_1_med_dsp_1_U35 : component pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_141_p0,
        din1 => grp_fu_141_p1,
        dout => grp_fu_141_p2);

    dmul_64ns_64ns_64_1_med_dsp_1_U36 : component pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_145_p0,
        din1 => grp_fu_145_p1,
        dout => grp_fu_145_p2);

    dmul_64ns_64ns_64_1_med_dsp_1_U37 : component pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_149_p0,
        din1 => grp_fu_149_p1,
        dout => grp_fu_149_p2);

    flow_control_loop_pipe_sequential_init_U : component pl_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    i_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln25_fu_179_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_64 <= add_ln25_fu_185_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_64 <= ap_const_lv30_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                trunc_ln27_3_reg_519 <= xin_i_dout(127 downto 64);
                trunc_ln27_4_reg_524 <= xin_i_dout(191 downto 128);
                trunc_ln27_5_reg_529 <= xin_i_dout(255 downto 192);
                trunc_ln27_reg_514 <= trunc_ln27_fu_205_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                mul_1_i_reg_604 <= grp_fu_141_p2;
                mul_2_i_reg_610 <= grp_fu_145_p2;
                mul_3_i_reg_616 <= grp_fu_149_p2;
                mul_i_reg_598 <= grp_fu_137_p2;
                trunc_ln27_3_reg_519_pp0_iter2_reg <= trunc_ln27_3_reg_519;
                trunc_ln27_3_reg_519_pp0_iter3_reg <= trunc_ln27_3_reg_519_pp0_iter2_reg;
                trunc_ln27_3_reg_519_pp0_iter4_reg <= trunc_ln27_3_reg_519_pp0_iter3_reg;
                trunc_ln27_4_reg_524_pp0_iter2_reg <= trunc_ln27_4_reg_524;
                trunc_ln27_4_reg_524_pp0_iter3_reg <= trunc_ln27_4_reg_524_pp0_iter2_reg;
                trunc_ln27_4_reg_524_pp0_iter4_reg <= trunc_ln27_4_reg_524_pp0_iter3_reg;
                trunc_ln27_5_reg_529_pp0_iter2_reg <= trunc_ln27_5_reg_529;
                trunc_ln27_5_reg_529_pp0_iter3_reg <= trunc_ln27_5_reg_529_pp0_iter2_reg;
                trunc_ln27_5_reg_529_pp0_iter4_reg <= trunc_ln27_5_reg_529_pp0_iter3_reg;
                trunc_ln27_reg_514_pp0_iter2_reg <= trunc_ln27_reg_514;
                trunc_ln27_reg_514_pp0_iter3_reg <= trunc_ln27_reg_514_pp0_iter2_reg;
                trunc_ln27_reg_514_pp0_iter4_reg <= trunc_ln27_reg_514_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                grp_fu_137_p0 <= grp_fu_105_p2;
                grp_fu_137_p1 <= alpha_1;
                grp_fu_141_p0 <= grp_fu_109_p2;
                grp_fu_141_p1 <= alpha_1;
                grp_fu_145_p0 <= grp_fu_113_p2;
                grp_fu_145_p1 <= alpha_1;
                grp_fu_149_p0 <= grp_fu_117_p2;
                grp_fu_149_p1 <= alpha_1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln25_fu_185_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv30_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(xin_i_empty_n, aty_s_i_empty_n, cost_s_i_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((cost_s_i_empty_n = ap_const_logic_0) or (aty_s_i_empty_n = ap_const_logic_0) or (xin_i_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(temp_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7 <= (temp_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln25_fu_179_p2)
    begin
        if (((icmp_ln25_fu_179_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_64, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv30_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_64;
        end if; 
    end process;


    aty_s_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, aty_s_i_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            aty_s_i_blk_n <= aty_s_i_empty_n;
        else 
            aty_s_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aty_s_i_read <= aty_s_i_read_local;

    aty_s_i_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            aty_s_i_read_local <= ap_const_logic_1;
        else 
            aty_s_i_read_local <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln35_1_fu_459_p1 <= grp_fu_125_p2;
    bitcast_ln35_2_fu_463_p1 <= grp_fu_129_p2;
    bitcast_ln35_3_fu_467_p1 <= grp_fu_133_p2;
    bitcast_ln35_fu_455_p1 <= grp_fu_121_p2;

    cost_s_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cost_s_i_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cost_s_i_blk_n <= cost_s_i_empty_n;
        else 
            cost_s_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cost_s_i_read <= cost_s_i_read_local;

    cost_s_i_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cost_s_i_read_local <= ap_const_logic_1;
        else 
            cost_s_i_read_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_105_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_105_ce <= ap_const_logic_1;
        else 
            grp_fu_105_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_105_p0 <= trunc_ln29_fu_297_p1;
    grp_fu_105_p1 <= trunc_ln28_fu_241_p1;

    grp_fu_109_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_109_ce <= ap_const_logic_1;
        else 
            grp_fu_109_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_109_p0 <= trunc_ln29_3_fu_301_p4;
    grp_fu_109_p1 <= trunc_ln28_3_fu_245_p4;

    grp_fu_113_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_113_ce <= ap_const_logic_1;
        else 
            grp_fu_113_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_113_p0 <= trunc_ln29_4_fu_311_p4;
    grp_fu_113_p1 <= trunc_ln28_4_fu_255_p4;

    grp_fu_117_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_117_ce <= ap_const_logic_1;
        else 
            grp_fu_117_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_117_p0 <= trunc_ln29_5_fu_321_p4;
    grp_fu_117_p1 <= trunc_ln28_5_fu_265_p4;

    grp_fu_121_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_121_ce <= ap_const_logic_1;
        else 
            grp_fu_121_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_121_p0 <= trunc_ln27_reg_514_pp0_iter4_reg;

    grp_fu_125_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_125_ce <= ap_const_logic_1;
        else 
            grp_fu_125_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_125_p0 <= trunc_ln27_3_reg_519_pp0_iter4_reg;

    grp_fu_129_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_129_ce <= ap_const_logic_1;
        else 
            grp_fu_129_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_129_p0 <= trunc_ln27_4_reg_524_pp0_iter4_reg;

    grp_fu_133_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_133_ce <= ap_const_logic_1;
        else 
            grp_fu_133_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_133_p0 <= trunc_ln27_5_reg_529_pp0_iter4_reg;
    icmp_ln25_fu_179_p2 <= "1" when (signed(zext_ln21_fu_175_p1) < signed(len)) else "0";
    or_ln35_5_i_fu_471_p5 <= (((bitcast_ln35_3_fu_467_p1 & bitcast_ln35_2_fu_463_p1) & bitcast_ln35_1_fu_459_p1) & bitcast_ln35_fu_455_p1);

    temp_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, temp_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            temp_blk_n <= temp_full_n;
        else 
            temp_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    temp_din <= or_ln35_5_i_fu_471_p5;
    temp_write <= temp_write_local;

    temp_write_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            temp_write_local <= ap_const_logic_1;
        else 
            temp_write_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln27_fu_205_p1 <= xin_i_dout(64 - 1 downto 0);
    trunc_ln28_3_fu_245_p4 <= aty_s_i_dout(127 downto 64);
    trunc_ln28_4_fu_255_p4 <= aty_s_i_dout(191 downto 128);
    trunc_ln28_5_fu_265_p4 <= aty_s_i_dout(255 downto 192);
    trunc_ln28_fu_241_p1 <= aty_s_i_dout(64 - 1 downto 0);
    trunc_ln29_3_fu_301_p4 <= cost_s_i_dout(127 downto 64);
    trunc_ln29_4_fu_311_p4 <= cost_s_i_dout(191 downto 128);
    trunc_ln29_5_fu_321_p4 <= cost_s_i_dout(255 downto 192);
    trunc_ln29_fu_297_p1 <= cost_s_i_dout(64 - 1 downto 0);

    xin_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, xin_i_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            xin_i_blk_n <= xin_i_empty_n;
        else 
            xin_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xin_i_read <= xin_i_read_local;

    xin_i_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            xin_i_read_local <= ap_const_logic_1;
        else 
            xin_i_read_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln21_fu_175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_load),31));
end behav;
