// Seed: 393311635
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri1 id_4
    , id_9,
    output wor id_5,
    input tri id_6,
    output tri1 id_7
);
  wire id_10;
  wire id_11;
  assign id_5 = -1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd69
) (
    input supply0 id_0,
    input supply1 id_1,
    input wand _id_2,
    input wire id_3,
    input wand id_4,
    input wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wire id_8
);
  logic [-1  ==  -1 : id_2] id_10 = id_1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_8,
      id_8,
      id_5,
      id_8,
      id_6,
      id_8
  );
endmodule
