{"configpath": "./config.json", "core": "riscv32s", "size": 32, "memsize": 411700, "freq": 25000000.0, "memwidth": [8, 8, 8, 8], "memheight": [8, 8, 8, 8], "memoffset": [0, 0, 0, 0], "memhideaddr": [false, false, false, false], "filepath": "./riscv/test.s", "instructions": ["00000000001000000000000010010011", "00000000001000000000001010010011", "00000000000000000000000100010011", "00000001111100000000000110010011", "00000000001100010101111001100011", "00000010010100001000000010110011", "00000010010100001001001000110011", "00000000000100010010000000100011", "00000010010000010010000000100011", "00000000000100010000000100010011", "11111110000000000000010011100011"], "instlen": 11, "wlogpath": "./riscv/test.log", "logmem": [[4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 0, 0]], "memshow": 2, "readlogload": [0, 1026, 206800, 207826, -1], "memradix": [10, 10, 10, 10], "show_core_status": false, "defile": "// program for tsetbench\nx1 = x0 + 2\nx5 = x0 + 2\nx2 = x0 + 0\nx3 = x0 + 31\nstartwhilemark0_0:\nx2 >= x3 goto endwhilemark0_0\n    x1 = x1 *l x5\n    x4 = x1 *h x5\n    mem[x2 +  0] = x1\n    mem[x2 + 32] = x4\n    x2 = x2 + 1\nx0 == x0 goto startwhilemark0_0\nendwhilemark0_0:\n// x1 = 2\n// x5 = -2\n// x2 = 0\n// x3 = 31\n// while x2 < x3,\n//     x1 = x1 *l x5\n//     x4 = x1 *h x5\n//     x2 = x2 + 1\n//     mem[x2 + 64] = x1\n//     mem[x2 + 96] = x4\n// endwhile\n\n\n\n"}