#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec  1 13:48:33 2024
# Process ID: 12240
# Current directory: E:/vivado_project/tixijiegou-lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21340 E:\vivado_project\tixijiegou-lab2\lab2\lab2.xpr
# Log file: E:/vivado_project/tixijiegou-lab2/lab2/vivado.log
# Journal file: E:/vivado_project/tixijiegou-lab2/lab2\vivado.jou
# Running On: PC-202307112002, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 6, Host memory: 16897 MB
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/tixijiegou-lab2/lab2/lab2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ma_river_core/ma_river_core.srcs/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_checker.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_inst0.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_inst2.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_ans2.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_bus' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_bus' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'ma_river_core_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'lcd_controller_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans0_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cpu_ans0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans1_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cpu_ans1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans2_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cpu_ans2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_data_ram' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_data_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'mr_bram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'mr_bram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst0_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst1_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst2_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1612.684 ; gain = 399.742
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vitis/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/bp_lab2_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:531]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:194]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab2/lab2/lab2.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[0].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[1].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[2].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1716.895 ; gain = 37.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vitis/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/bp_lab2_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/axi_bus/sim/axi_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/BRANCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jy_branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/cond_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/conflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'we' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:78]
WARNING: [VRFC 10-3380] identifier 'waddr' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:79]
WARNING: [VRFC 10-3380] identifier 'wdata' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZERO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1758.395 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:531]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:194]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab2/lab2/lab2.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst0_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst1_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst2_rom
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.jy_branch_predictor
Compiling module xil_defaultlib.conflict
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.my_extend
Compiling module xil_defaultlib.cond_mux
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ZERO
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans0_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans1_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans2_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[0].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[1].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[2].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1758.395 ; gain = 0.000
run all
WARNING in tb.soc.checker.ir.i0.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i0.inst is          31
WARNING in tb.soc.checker.ir.i1.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i1.inst is          31
WARNING in tb.soc.checker.ir.i2.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i2.inst is          31
-------------------
   HIT COA Lab2    
 Branch Predictor
-------------------
Run test case 0
Your CPU is correct! It spent 417 cycles in total

PASS! You have done well!
-------------------
$finish called at time : 91955 ns : File "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" Line 133
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\vivado_project\tixijiegou-lab2\lab2\lab2.srcs\sources_1\new\cpu_checker.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\vivado_project\tixijiegou-lab2\lab2\lab2.srcs\sim_1\imports\new\tb.v:]
run all
$finish called at time : 91965 ns : File "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" Line 133
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vitis/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/bp_lab2_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/axi_bus/sim/axi_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/BRANCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jy_branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/cond_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/conflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'we' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:78]
WARNING: [VRFC 10-3380] identifier 'waddr' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:79]
WARNING: [VRFC 10-3380] identifier 'wdata' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZERO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2321.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:531]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:194]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab2/lab2/lab2.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst0_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst1_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst2_rom
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.jy_branch_predictor
Compiling module xil_defaultlib.conflict
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.my_extend
Compiling module xil_defaultlib.cond_mux
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ZERO
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans0_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans1_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans2_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2321.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[0].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[1].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[2].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2321.426 ; gain = 0.000
run all
WARNING in tb.soc.checker.ir.i0.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i0.inst is          31
WARNING in tb.soc.checker.ir.i1.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i1.inst is          31
WARNING in tb.soc.checker.ir.i2.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i2.inst is          31
-------------------
   HIT COA Lab2    
 Branch Predictor
-------------------
Run test case 1
Your CPU is correct! It spent 753 cycles in total

PASS! You have done well!
-------------------
$finish called at time : 92515 ns : File "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" Line 133
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\vivado_project\tixijiegou-lab2\lab2\lab2.srcs\sources_1\new\cpu_checker.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\vivado_project\tixijiegou-lab2\lab2\lab2.srcs\sim_1\imports\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vitis/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst0_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab2_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/bp_lab2_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans1.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_checker.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst0.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_inst2.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim/cpu_lab1_ans2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/axi_bus/sim/axi_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/BRANCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jy_branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/cond_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/conflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'we' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:78]
WARNING: [VRFC 10-3380] identifier 'waddr' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:79]
WARNING: [VRFC 10-3380] identifier 'wdata' is used before its declaration [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZERO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2347.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:531]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:194]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab2/lab2/lab2.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst0_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst1_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst2_rom
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.jy_branch_predictor
Compiling module xil_defaultlib.conflict
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.my_extend
Compiling module xil_defaultlib.cond_mux
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ZERO
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans0_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans1_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_ans2_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2347.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/tixijiegou-lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[0].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[1].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[2].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker._a2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2347.266 ; gain = 0.000
run all
WARNING in tb.soc.checker.ir.i0.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i0.inst is          31
WARNING in tb.soc.checker.ir.i1.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i1.inst is          31
WARNING in tb.soc.checker.ir.i2.inst at time                 5100 ns: 
Reading from out-of-range address. Max address in tb.soc.checker.ir.i2.inst is          31
-------------------
   HIT COA Lab2    
 Branch Predictor
-------------------
Run test case 2
Your CPU is correct! It spent 1154 cycles in total

PASS! You have done well!
-------------------
$finish called at time : 92955 ns : File "E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/cpu_checker.v" Line 133
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 14:05:47 2024...
