@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[7] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[6] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[5] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[4] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[3] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[2] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/guest/src/fpga/fpga_spi_oled/oled.vhd":130:4:130:5|Removing instance g_oled.oled_inst.R_indexed_color[1] because it is equivalent to instance g_oled.oled_inst.R_indexed_color[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"/home/guest/src/fpga/usb-serial/usb-serial-demo/lattice/ulx3s/clocks/clk_25M_100M_7M5_12M_60M.vhd":59:4:59:12|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock clk_25M_100M_7M5_12M_60M|CLKOS_inferred_clock with period 4.24ns. Please declare a user-defined clock on object "n:clk_pll.CLKOS"
