set design_path        "../../../../../../../model/verilog/code"
set verification_path  "../../../../../../../bench/vhdl/code/tests/model"
set simulation_path    "../../../../../../../sim/verilog/validation/tests"
