WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500251 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000421 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250596 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250596 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 12136517 heartbeat IPC: 1.401 cumulative IPC: 0.8495 (Simulation time: 00 hr 01 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 26260683 heartbeat IPC: 0.708 cumulative IPC: 0.7496 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 33770918 heartbeat IPC: 1.332 cumulative IPC: 0.9084 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 43498665 heartbeat IPC: 1.028 cumulative IPC: 0.9396 (Simulation time: 00 hr 03 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 57532652 heartbeat IPC: 0.7126 cumulative IPC: 0.8775 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 64990517 heartbeat IPC: 1.341 cumulative IPC: 0.9363 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 74890082 heartbeat IPC: 1.01 cumulative IPC: 0.947 (Simulation time: 00 hr 05 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 88824721 heartbeat IPC: 0.7176 cumulative IPC: 0.9083 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 96298487 heartbeat IPC: 1.338 cumulative IPC: 0.9439 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 106254622 heartbeat IPC: 1.004 cumulative IPC: 0.95 (Simulation time: 00 hr 07 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 104872177 cumulative IPC: 0.9535 (Simulation time: 00 hr 07 min 51 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 104872177 cumulative IPC: 0.9535 (Simulation time: 00 hr 07 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9535 instructions: 100000001 cycles: 104872177
CPU 0 Branch Prediction Accuracy: 90.88% MPKI: 15.49 Average ROB Occupancy at Mispredict: 22.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 1.12
BRANCH_CONDITIONAL: 14.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00834
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     787529 HIT:     335314 MISS:     452215
LLC LOAD         ACCESS:     341093 HIT:      76952 MISS:     264141
LLC RFO          ACCESS:      30209 HIT:      14233 MISS:      15976
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     229470 HIT:     228225 MISS:       1245
LLC TRANSLATION  ACCESS:     186757 HIT:      15904 MISS:     170853
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 197.5 cycles
cpu0_DTLB TOTAL        ACCESS:   18448927 HIT:   17786897 MISS:     662030
cpu0_DTLB LOAD         ACCESS:   18448927 HIT:   17786897 MISS:     662030
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 70.96 cycles
cpu0_ITLB TOTAL        ACCESS:     258116 HIT:     257281 MISS:        835
cpu0_ITLB LOAD         ACCESS:     258116 HIT:     257281 MISS:        835
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 65.23 cycles
cpu0_L1D TOTAL        ACCESS:   22877510 HIT:   21754036 MISS:    1123474
cpu0_L1D LOAD         ACCESS:   19313846 HIT:   18519288 MISS:     794558
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3266353 HIT:    3178444 MISS:      87909
cpu0_L1D TRANSLATION  ACCESS:     297311 HIT:      56304 MISS:     241007
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 95.99 cycles
cpu0_L1I TOTAL        ACCESS:     272857 HIT:     267302 MISS:       5555
cpu0_L1I LOAD         ACCESS:     272857 HIT:     267302 MISS:       5555
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 95.81 cycles
cpu0_L2C TOTAL        ACCESS:    1173743 HIT:     615210 MISS:     558533
cpu0_L2C LOAD         ACCESS:     520542 HIT:     179449 MISS:     341093
cpu0_L2C RFO          ACCESS:      61494 HIT:      31285 MISS:      30209
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     351008 HIT:     350534 MISS:        474
cpu0_L2C TRANSLATION  ACCESS:     240699 HIT:      53942 MISS:     186757
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.7 cycles
cpu0_STLB TOTAL        ACCESS:     472050 HIT:     267165 MISS:     204885
cpu0_STLB LOAD         ACCESS:     472050 HIT:     267165 MISS:     204885
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 212.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      35220
  ROW_BUFFER_MISS:     415702
 AVG DBUS CONGESTED CYCLE: 3.875
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      32473
  FULL:     141756
