{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770585653329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770585653329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 08 18:20:53 2026 " "Processing started: Sun Feb 08 18:20:53 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770585653329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770585653329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULAula -c ULAula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULAula -c ULAula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770585653329 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770585653715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ulaula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULAula " "Found entity 1: ULAula" {  } { { "ULAula.sv" "" { Text "C:/Users/Laisv/Downloads/ULAula/ULAula/ULAula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770585653757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770585653757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULAula " "Elaborating entity \"ULAula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770585653782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ULAula.sv(22) " "Verilog HDL assignment warning at ULAula.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "ULAula.sv" "" { Text "C:/Users/Laisv/Downloads/ULAula/ULAula/ULAula.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1770585653783 "|ULAula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ULAula.sv(23) " "Verilog HDL assignment warning at ULAula.sv(23): truncated value with size 32 to match size of target (7)" {  } { { "ULAula.sv" "" { Text "C:/Users/Laisv/Downloads/ULAula/ULAula/ULAula.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1770585653783 "|ULAula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ULAula.sv(24) " "Verilog HDL assignment warning at ULAula.sv(24): truncated value with size 32 to match size of target (7)" {  } { { "ULAula.sv" "" { Text "C:/Users/Laisv/Downloads/ULAula/ULAula/ULAula.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1770585653783 "|ULAula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ULAula.sv(25) " "Verilog HDL assignment warning at ULAula.sv(25): truncated value with size 32 to match size of target (7)" {  } { { "ULAula.sv" "" { Text "C:/Users/Laisv/Downloads/ULAula/ULAula/ULAula.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1770585653783 "|ULAula"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "7 6 0 tmp ULAula.sv(40) " "Verilog HDL error at ULAula.sv(40): index 7 cannot fall outside the declared range \[6:0\] for vector \"tmp\"" {  } { { "ULAula.sv" "" { Text "C:/Users/Laisv/Downloads/ULAula/ULAula/ULAula.sv" 40 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1770585653784 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1770585653784 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770585653864 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 08 18:20:53 2026 " "Processing ended: Sun Feb 08 18:20:53 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770585653864 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770585653864 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770585653864 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770585653864 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770585654446 ""}
