design_2_cam_reg_config_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_cam_reg_config_0_0/sim/design_2_cam_reg_config_0_0.v,incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"
design_2_camera_reg_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_camera_reg_0_0/sim/design_2_camera_reg_0_0.v,incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"
design_2_sccb_interface_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_sccb_interface_0_0/sim/design_2_sccb_interface_0_0.v,incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"
design_2_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v,incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog"incdir="../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
