/*------------------------------------------------------------------------------
 * This code was generated by Spiral Multiplier Block Generator, www.spiral.net
 * Copyright (c) 2006, Carnegie Mellon University
 * All rights reserved.
 * The code is distributed under a BSD style license
 * (see http://www.opensource.org/licenses/bsd-license.php)
 *------------------------------------------------------------------------------ */
/* ./multBlockGen.pl 10994 -fractionalBits 0*/
module multiplier_block (
    i_data0,
    o_data0
);

  // Port mode declarations:
  input   [31:0] i_data0;
  output  [31:0]
    o_data0;

  //Multipliers:

  wire [31:0]
    w1,
    w8,
    w7,
    w8192,
    w8185,
    w896,
    w7289,
    w1792,
    w5497,
    w10994;

  assign w1 = i_data0;
  assign w10994 = w5497 << 1;
  assign w1792 = w7 << 8;
  assign w5497 = w7289 - w1792;
  assign w7 = w8 - w1;
  assign w7289 = w8185 - w896;
  assign w8 = w1 << 3;
  assign w8185 = w8192 - w7;
  assign w8192 = w1 << 13;
  assign w896 = w7 << 7;

  assign o_data0 = w10994;

  //multiplier_block area estimate = 6955.50221374706;
endmodule //multiplier_block

module surround_with_regs(
	i_data0,
	o_data0,
	clk
);

	// Port mode declarations:
	input   [31:0] i_data0;
	output  [31:0] o_data0;
	reg  [31:0] o_data0;
	input clk;

	reg [31:0] i_data0_reg;
	wire [30:0] o_data0_from_mult;

	always @(posedge clk) begin
		i_data0_reg <= i_data0;
		o_data0 <= o_data0_from_mult;
	end

	multiplier_block mult_blk(
		.i_data0(i_data0_reg),
		.o_data0(o_data0_from_mult)
	);

endmodule
