

================================================================
== Vivado HLS Report for 'sum_engine'
================================================================
* Date:           Sun Sep  6 13:26:02 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.725 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    128|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add0_V_fu_84_p2       |     +    |      0|  0|  15|           6|           6|
    |add1_V_fu_90_p2       |     +    |      0|  0|  15|           6|           6|
    |add2_V_fu_96_p2       |     +    |      0|  0|  15|           6|           6|
    |add3_V_fu_102_p2      |     +    |      0|  0|  15|           6|           6|
    |add6_V_fu_136_p2      |     +    |      0|  0|  19|           7|           7|
    |add_ln68_1_fu_130_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln68_fu_124_p2    |     +    |      0|  0|  19|           7|           7|
    |ap_return             |     +    |      0|  0|  15|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 128|          53|          53|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |  sum_engine  | return value |
|ap_return  | out |    8| ap_ctrl_hs |  sum_engine  | return value |
|t0_V       |  in |    6|   ap_none  |     t0_V     |    scalar    |
|t1_V       |  in |    6|   ap_none  |     t1_V     |    scalar    |
|t2_V       |  in |    6|   ap_none  |     t2_V     |    scalar    |
|t3_V       |  in |    6|   ap_none  |     t3_V     |    scalar    |
|t4_V       |  in |    6|   ap_none  |     t4_V     |    scalar    |
|t5_V       |  in |    6|   ap_none  |     t5_V     |    scalar    |
|t6_V       |  in |    6|   ap_none  |     t6_V     |    scalar    |
|t7_V       |  in |    6|   ap_none  |     t7_V     |    scalar    |
|t8_V       |  in |    6|   ap_none  |     t8_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

