// Seed: 2113832177
module module_0 (
    id_1,
    id_2
);
  inout supply0 id_2;
  inout wire id_1;
  assign module_1.id_8 = 0;
  assign id_2 = id_2 ? -1 - 1 : 1 ? 1 : 1'd0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    output wor id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12,
    input uwire id_13
    , id_15
);
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
endmodule
