
*** Running vivado
    with args -log soda_machine_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soda_machine_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source soda_machine_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 470.742 ; gain = 199.465
Command: read_checkpoint -auto_incremental -incremental {Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/utils_1/imports/synth_1/soda_machine_wrapper.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/utils_1/imports/synth_1/soda_machine_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soda_machine_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.684 ; gain = 409.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soda_machine_wrapper' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:28]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.runs/synth_1/.Xil/Vivado-7664-TXAVM001/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.runs/synth_1/.Xil/Vivado-7664-TXAVM001/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk2' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:95]
WARNING: [Synth 8-7023] instance 'clk2' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:95]
INFO: [Synth 8-6157] synthesizing module 'edge_det_and_synch' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/Edge_Det_and_Synch.v:24]
INFO: [Synth 8-6157] synthesizing module 'd_ff' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/D_FF.v:25]
INFO: [Synth 8-6155] done synthesizing module 'd_ff' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/D_FF.v:25]
INFO: [Synth 8-6157] synthesizing module 'Edge_Det' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/Edge_Det.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Det' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/Edge_Det.v:26]
INFO: [Synth 8-6155] done synthesizing module 'edge_det_and_synch' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/Edge_Det_and_Synch.v:24]
INFO: [Synth 8-6157] synthesizing module 'soda_machine_top' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'soda_machine_fsm' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_fsm.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_fsm.v:58]
INFO: [Synth 8-6155] done synthesizing module 'soda_machine_fsm' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_fsm.v:22]
INFO: [Synth 8-6157] synthesizing module 'soda_machine_datapath' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'n_bit_adder' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_adder .v:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/full_adder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/full_adder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'n_bit_adder' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_adder .v:19]
WARNING: [Synth 8-7071] port 'cout' of module 'n_bit_adder' is unconnected for instance 'add_tot' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_datapath.v:48]
WARNING: [Synth 8-7023] instance 'add_tot' of module 'n_bit_adder' has 5 connections declared, but only 4 given [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_datapath.v:48]
INFO: [Synth 8-6157] synthesizing module 'n_bit_compare' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_compare.v:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compare_cell' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/compare_cell.v:18]
INFO: [Synth 8-6155] done synthesizing module 'compare_cell' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/compare_cell.v:18]
INFO: [Synth 8-6155] done synthesizing module 'n_bit_compare' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_compare.v:19]
INFO: [Synth 8-6157] synthesizing module 'n_bit_sub' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_sub.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'n_bit_twos_comp' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_twos_comp.v:22]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_twos_comp' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_twos_comp.v:22]
INFO: [Synth 8-6155] done synthesizing module 'n_bit_sub' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/n_bit_sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'soda_machine_datapath' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'soda_machine_top' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'Binary_to_BCD' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/Sources/Binary_to_BCD.v:24]
INFO: [Synth 8-6157] synthesizing module 'C' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/Sources/C.v:23]
INFO: [Synth 8-6155] done synthesizing module 'C' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/Sources/C.v:23]
WARNING: [Synth 8-689] width (35) of port connection 'addr' does not match port width (4) of module 'C' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/Sources/Binary_to_BCD.v:34]
WARNING: [Synth 8-689] width (35) of port connection 'addr' does not match port width (4) of module 'C' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/Sources/Binary_to_BCD.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_BCD' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/Sources/Binary_to_BCD.v:24]
INFO: [Synth 8-6157] synthesizing module 'UART_top' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/baud_gen.v:23]
	Parameter clock_freq bound to: 28'b0010111110101111000010000000 
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/baud_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_xmtr' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_xmtr.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_xmtr.v:73]
INFO: [Synth 8-6155] done synthesizing module 'UART_xmtr' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_xmtr.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'Tx_Dout' does not match port width (8) of module 'UART_xmtr' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:4]
INFO: [Synth 8-6157] synthesizing module 'FIFO18E1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39551]
	Parameter ALMOST_FULL_OFFSET bound to: 1020 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'FIFO18E1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39551]
WARNING: [Synth 8-689] width (10) of port connection 'DO' does not match port width (32) of module 'FIFO18E1' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:48]
WARNING: [Synth 8-7071] port 'ALMOSTEMPTY' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'FULL' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7023] instance 'fifo' of module 'FIFO18E1' has 19 connections declared, but only 12 given [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/imports/FIFO/uart_fifo.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'UART_top' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_top.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:180]
INFO: [Synth 8-6155] done synthesizing module 'soda_machine_wrapper' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:28]
WARNING: [Synth 8-7137] Register tick_counter_reg in module baud_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/baud_gen.v:56]
WARNING: [Synth 8-7137] Register bd_counter_reg in module baud_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/baud_gen.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen'. This will prevent further optimization [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_top.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xmtr'. This will prevent further optimization [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_top.v:86]
WARNING: [Synth 8-6014] Unused sequential element status_reg_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/sources_1/new/UART_top.v:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart1'. This will prevent further optimization [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:108]
WARNING: [Synth 8-6014] Unused sequential element bg_r_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:253]
WARNING: [Synth 8-6014] Unused sequential element bg_g_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:254]
WARNING: [Synth 8-6014] Unused sequential element bg_b_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:255]
WARNING: [Synth 8-6014] Unused sequential element txt_r_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:256]
WARNING: [Synth 8-6014] Unused sequential element txt_g_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:257]
WARNING: [Synth 8-6014] Unused sequential element txt_b_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:258]
WARNING: [Synth 8-7137] Register prev_characters_r1_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:145]
WARNING: [Synth 8-7137] Register prev_characters_r2_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:145]
WARNING: [Synth 8-7137] Register prev_characters_r3_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:145]
WARNING: [Synth 8-7137] Register TxFIFO_wr_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:108]
WARNING: [Synth 8-7137] Register chng_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:106]
WARNING: [Synth 8-7137] Register wait_cycles_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:260]
WARNING: [Synth 8-7137] Register wait_count_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:261]
WARNING: [Synth 8-7137] Register characters_r1_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:277]
WARNING: [Synth 8-7137] Register characters_r2_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:278]
WARNING: [Synth 8-7137] Register characters_r3_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:279]
WARNING: [Synth 8-7137] Register price_acptd_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:101]
WARNING: [Synth 8-3848] Net led in module/entity soda_machine_wrapper does not have driver. [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/sources_1/imports/new/soda_machine_wrapper.v:31]
WARNING: [Synth 8-7129] Port config_reg[7] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_reg[6] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port lt_in in module compare_cell is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module soda_machine_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1394.250 ; gain = 508.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1394.250 ; gain = 508.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1394.250 ; gain = 508.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1398.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk2'
Finished Parsing XDC File [y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk2'
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/constrs_1/imports/Master_Constraints/zybo_z7_master.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/constrs_1/imports/Master_Constraints/zybo_z7_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/constrs_1/imports/Master_Constraints/zybo_z7_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soda_machine_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soda_machine_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/constrs_1/new/debug_contraints.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/constrs_1/new/debug_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.srcs/constrs_1/new/debug_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soda_machine_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soda_machine_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1503.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1503.562 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1503.562 ; gain = 618.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1503.562 ; gain = 618.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1503.562 ; gain = 618.219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'soda_machine_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_xmtr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_init |                             0001 |                             0001
                 st_wait |                             0010 |                             0010
                  st_add |                             0100 |                             0100
                 st_disp |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'soda_machine_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_init |                             0001 |                             0001
             st_transmit |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'UART_xmtr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1503.562 ; gain = 618.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               96 Bit    Registers := 6     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   7 Input   96 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 4     
	   7 Input   26 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 17    
	   5 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP w_tick_count_target1, operation Mode is: A*B.
DSP Report: operator w_tick_count_target1 is absorbed into DSP w_tick_count_target1.
WARNING: [Synth 8-7129] Port config_reg[7] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_reg[6] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module soda_machine_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1503.562 ; gain = 618.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|baud_gen    | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1503.562 ; gain = 618.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1527.809 ; gain = 642.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |    45|
|3     |FIFO18E1 |     1|
|4     |LUT1     |    37|
|5     |LUT2     |    94|
|6     |LUT3     |    47|
|7     |LUT4     |   156|
|8     |LUT5     |   165|
|9     |LUT6     |   333|
|10    |FDCE     |    85|
|12    |FDC      |    10|
|13    |FDPE     |    12|
|14    |FDRE     |   138|
|15    |LDC      |     1|
|16    |IBUF     |     8|
|17    |OBUF     |     1|
|18    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:36 . Memory (MB): peak = 1545.887 ; gain = 551.230
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1545.887 ; gain = 660.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1545.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1552.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 12 instances
  FDC_1 => FDCE (inverted pins: C): 10 instances
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: 97cc400f
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:08 . Memory (MB): peak = 1552.402 ; gain = 1045.348
INFO: [Common 17-1381] The checkpoint 'Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_UART/Soda_Machine_UART.runs/synth_1/soda_machine_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soda_machine_wrapper_utilization_synth.rpt -pb soda_machine_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 13:34:06 2023...
