<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_2" LaunchPart="xc7vx690tffg1761-2" LaunchTime="1504812781">
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_2/constrs_in.xml"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_2/sources.xml"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_2/impl_2.psg"/>
  <File Type="PA-TCL" Name="xt_connectivity_trd.tcl"/>
  <File Type="OPT-DCP" Name="xt_connectivity_trd_opt.dcp"/>
  <File Type="OPT-DRC" Name="xt_connectivity_trd_drc_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="xt_connectivity_trd_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="xt_connectivity_trd_drc_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="xt_connectivity_trd_placed.dcp"/>
  <File Type="PLACE-IO" Name="xt_connectivity_trd_io_placed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="xt_connectivity_trd_postroute_physopt.dcp"/>
  <File Type="BITSTR-MMI" Name="xt_connectivity_trd.mmi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="xt_connectivity_trd_timing_summary_postroute_physopted.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="xt_connectivity_trd.sysdef"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="xt_connectivity_trd_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="xt_connectivity_trd.bit"/>
  <File Type="ROUTE-SIMILARITY" Name="xt_connectivity_trd_incremental_reuse_routed.rpt"/>
  <File Type="BG-BIN" Name="xt_connectivity_trd.bin"/>
  <File Type="BITSTR-MSK" Name="xt_connectivity_trd.msk"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="xt_connectivity_trd_postplace_pwropt.dcp"/>
  <File Type="BITSTR-RBT" Name="xt_connectivity_trd.rbt"/>
  <File Type="BITSTR-NKY" Name="xt_connectivity_trd.nky"/>
  <File Type="PHYSOPT-DCP" Name="xt_connectivity_trd_physopt.dcp"/>
  <File Type="BITSTR-BMM" Name="xt_connectivity_trd_bd.bmm"/>
  <File Type="PHYSOPT-DRC" Name="xt_connectivity_trd_drc_physopted.rpt"/>
  <File Type="RDI-RDI" Name="xt_connectivity_trd.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="xt_connectivity_trd_timing_summary_postroute_physopted.pb"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="xt_connectivity_trd.drc"/>
  <File Type="BG-BGN" Name="xt_connectivity_trd.bgn"/>
  <File Type="ROUTE-TIMING-RPX" Name="xt_connectivity_trd_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="xt_connectivity_trd_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="xt_connectivity_trd_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="xt_connectivity_trd_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="xt_connectivity_trd_route_status.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="xt_connectivity_trd_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="xt_connectivity_trd_power_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="xt_connectivity_trd_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="xt_connectivity_trd_drc_routed.rpt"/>
  <File Type="ROUTE-DCP" Name="xt_connectivity_trd_routed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="xt_connectivity_trd_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="xt_connectivity_trd_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="xt_connectivity_trd_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="xt_connectivity_trd_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="xt_connectivity_trd_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="xt_connectivity_trd_clock_utilization_placed.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/pcie3_x8_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi4lite_crossbar.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_axi_st_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/common/axilite_system.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/address_decoder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/axi_lite_ipif.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/pselect_f.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/counter_f.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/packet_dma_axi.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/vc709_power_test.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control_program.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control_program.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/crc32_D32_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_checker.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_insert.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_crc_gen_check.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/decomp.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/array2axis.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/dummy_decomp.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/2D_array_pack_unpack.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/comp.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/dummy_comp.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/decompression.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../comp/compression.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../real_comp/sz_1_4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../real_comp/sz_compress_1.4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/compression_4/compression.upgrade_log">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.srcs/sources_1/ip/compression_4/compression.upgrade_log"/>
        <Attr Name="ImportTime" Val="1504626037"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="xt_connectivity_trd"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_xgemac_xphy.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_trd_noddr3.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_bit_rev1_0.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_xgemac_xphy.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_ExplorePostRoutePhysOpt" Flow="Vivado Implementation 2014"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">2</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="MoreOptsStr"><![CDATA[-tns_cleanup]]></Option>
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_route_phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">1</Option>
    </Step>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="dma_back_end_axi"/>
  <BlockFileSet Type="BlockSrcs" Name="fp2fixed"/>
  <BlockFileSet Type="BlockSrcs" Name="fp_adder"/>
  <BlockFileSet Type="BlockSrcs" Name="compression"/>
  <BlockFileSet Type="BlockSrcs" Name="fp_div"/>
</GenRun>
