// Seed: 2874736386
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  inout tri1 id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  wire id_4;
  assign id_3[1] = id_2;
  assign id_2 = -1'h0;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd38,
    parameter id_8 = 32'd27,
    parameter id_9 = 32'd14
) (
    output tri1  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri0  _id_3
);
  logic id_5;
  ;
  wire id_6;
  ;
  logic [7:0] id_7 = id_3;
  parameter [(  -1  ) : id_3] id_8 = 1;
  parameter [-1 'h0 : -1] id_9 = id_8;
  parameter id_10 = 1;
  defparam id_9.id_8 = 1 == id_9;
  assign id_5 = id_7[-1];
  parameter id_11 = id_9;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_7
  );
endmodule
