// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module filter_dut_true_table_4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tt_cfg_strm_dout,
        tt_cfg_strm_num_data_valid,
        tt_cfg_strm_fifo_cap,
        tt_cfg_strm_empty_n,
        tt_cfg_strm_read,
        addr_strm_dout,
        addr_strm_num_data_valid,
        addr_strm_fifo_cap,
        addr_strm_empty_n,
        addr_strm_read,
        e_addr_strm_dout,
        e_addr_strm_num_data_valid,
        e_addr_strm_fifo_cap,
        e_addr_strm_empty_n,
        e_addr_strm_read,
        b_strm_din,
        b_strm_num_data_valid,
        b_strm_fifo_cap,
        b_strm_full_n,
        b_strm_write,
        e_b_strm_din,
        e_b_strm_num_data_valid,
        e_b_strm_fifo_cap,
        e_b_strm_full_n,
        e_b_strm_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] tt_cfg_strm_dout;
input  [2:0] tt_cfg_strm_num_data_valid;
input  [2:0] tt_cfg_strm_fifo_cap;
input   tt_cfg_strm_empty_n;
output   tt_cfg_strm_read;
input  [9:0] addr_strm_dout;
input  [3:0] addr_strm_num_data_valid;
input  [3:0] addr_strm_fifo_cap;
input   addr_strm_empty_n;
output   addr_strm_read;
input  [0:0] e_addr_strm_dout;
input  [3:0] e_addr_strm_num_data_valid;
input  [3:0] e_addr_strm_fifo_cap;
input   e_addr_strm_empty_n;
output   e_addr_strm_read;
output  [0:0] b_strm_din;
input  [3:0] b_strm_num_data_valid;
input  [3:0] b_strm_fifo_cap;
input   b_strm_full_n;
output   b_strm_write;
output  [0:0] e_b_strm_din;
input  [3:0] e_b_strm_num_data_valid;
input  [3:0] e_b_strm_fifo_cap;
input   e_b_strm_full_n;
output   e_b_strm_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tt_cfg_strm_read;
reg addr_strm_read;
reg e_addr_strm_read;
reg b_strm_write;
reg[0:0] e_b_strm_din;
reg e_b_strm_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    e_addr_strm_blk_n;
wire    ap_CS_fsm_state3;
reg    e_b_strm_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] e_reg_74;
reg   [9:0] truetable_address0;
reg    truetable_ce0;
reg    truetable_we0;
wire   [0:0] truetable_q0;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_done;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_idle;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_ready;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_tt_cfg_strm_read;
wire   [9:0] grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_address0;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_ce0;
wire    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_we0;
wire   [0:0] grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_d0;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_done;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_idle;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_ready;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_addr_strm_read;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_addr_strm_read;
wire   [0:0] grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_b_strm_din;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_b_strm_write;
wire   [0:0] grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_b_strm_din;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_b_strm_write;
wire   [9:0] grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_truetable_address0;
wire    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_truetable_ce0;
reg    grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg;
reg    ap_block_state1_ignore_call7;
wire    ap_CS_fsm_state2;
reg    grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    e_addr_strm_read_local;
reg    e_b_strm_write_local;
reg   [5:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg = 1'b0;
#0 grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg = 1'b0;
end

filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
truetable_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(truetable_address0),
    .ce0(truetable_ce0),
    .we0(truetable_we0),
    .d0(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_d0),
    .q0(truetable_q0)
);

filter_dut_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start),
    .ap_done(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_done),
    .ap_idle(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_idle),
    .ap_ready(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_ready),
    .tt_cfg_strm_dout(tt_cfg_strm_dout),
    .tt_cfg_strm_num_data_valid(3'd0),
    .tt_cfg_strm_fifo_cap(3'd0),
    .tt_cfg_strm_empty_n(tt_cfg_strm_empty_n),
    .tt_cfg_strm_read(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_tt_cfg_strm_read),
    .truetable_address0(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_address0),
    .truetable_ce0(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_ce0),
    .truetable_we0(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_we0),
    .truetable_d0(grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_d0)
);

filter_dut_true_table_4_Pipeline_TRUE_TABLE_READ grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start),
    .ap_done(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_done),
    .ap_idle(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_idle),
    .ap_ready(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_ready),
    .e_addr_strm_dout(e_addr_strm_dout),
    .e_addr_strm_num_data_valid(4'd0),
    .e_addr_strm_fifo_cap(4'd0),
    .e_addr_strm_empty_n(e_addr_strm_empty_n),
    .e_addr_strm_read(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_addr_strm_read),
    .addr_strm_dout(addr_strm_dout),
    .addr_strm_num_data_valid(4'd0),
    .addr_strm_fifo_cap(4'd0),
    .addr_strm_empty_n(addr_strm_empty_n),
    .addr_strm_read(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_addr_strm_read),
    .b_strm_din(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_b_strm_din),
    .b_strm_num_data_valid(4'd0),
    .b_strm_fifo_cap(4'd0),
    .b_strm_full_n(b_strm_full_n),
    .b_strm_write(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_b_strm_write),
    .e_b_strm_din(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_b_strm_din),
    .e_b_strm_num_data_valid(4'd0),
    .e_b_strm_fifo_cap(4'd0),
    .e_b_strm_full_n(e_b_strm_full_n),
    .e_b_strm_write(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_b_strm_write),
    .e(e_reg_74),
    .truetable_address0(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_truetable_address0),
    .truetable_ce0(grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_truetable_ce0),
    .truetable_q0(truetable_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((e_b_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg <= 1'b1;
        end else if ((grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_ready == 1'b1)) begin
            grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1_ignore_call7))) begin
            grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_ready == 1'b1)) begin
            grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((e_addr_strm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        e_reg_74 <= e_addr_strm_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_strm_read = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_addr_strm_read;
    end else begin
        addr_strm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((e_addr_strm_empty_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((e_b_strm_full_n == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((e_b_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((e_b_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        b_strm_write = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_b_strm_write;
    end else begin
        b_strm_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        e_addr_strm_blk_n = e_addr_strm_empty_n;
    end else begin
        e_addr_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_addr_strm_read = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_addr_strm_read;
    end else begin
        e_addr_strm_read = e_addr_strm_read_local;
    end
end

always @ (*) begin
    if (((e_addr_strm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        e_addr_strm_read_local = 1'b1;
    end else begin
        e_addr_strm_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        e_b_strm_blk_n = e_b_strm_full_n;
    end else begin
        e_b_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_b_strm_din = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_b_strm_din;
    end else begin
        e_b_strm_din = 1'd1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_b_strm_write = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_e_b_strm_write;
    end else begin
        e_b_strm_write = e_b_strm_write_local;
    end
end

always @ (*) begin
    if (((e_b_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        e_b_strm_write_local = 1'b1;
    end else begin
        e_b_strm_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        truetable_address0 = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_truetable_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        truetable_address0 = grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_address0;
    end else begin
        truetable_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        truetable_ce0 = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_truetable_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        truetable_ce0 = grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_ce0;
    end else begin
        truetable_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        truetable_we0 = grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_truetable_we0;
    end else begin
        truetable_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tt_cfg_strm_read = grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_tt_cfg_strm_read;
    end else begin
        tt_cfg_strm_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((e_addr_strm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((e_b_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call7 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign b_strm_din = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_b_strm_din;

assign grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start = grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg;

assign grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start = grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg;

endmodule //filter_dut_true_table_4_s
