<pragmas>
<pragma file="csr_vmul.cpp" line="81" pragmaType="pipeline" parentfunction="csr_vmul" off="0" ii="-1" rewind="0" style=""/>
<pragma file="csr_vmul.cpp" line="80" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="88" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="103" pragmaType="unroll" parentfunction="csr_vmul" factor="-1" skip_exit_check="0"/>
<pragma file="csr_vmul.cpp" line="93" pragmaType="unroll" parentfunction="csr_vmul" factor="16" skip_exit_check="0"/>
<pragma file="csr_vmul.cpp" line="92" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="74" pragmaType="pipeline" parentfunction="csr_vmul" off="0" ii="-1" rewind="0" style=""/>
<pragma file="csr_vmul.cpp" line="73" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="66" pragmaType="pipeline" parentfunction="csr_vmul" off="0" ii="-1" rewind="0" style=""/>
<pragma file="csr_vmul.cpp" line="65" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="58" pragmaType="pipeline" parentfunction="csr_vmul" off="0" ii="-1" rewind="0" style=""/>
<pragma file="csr_vmul.cpp" line="57" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="50" pragmaType="pipeline" parentfunction="csr_vmul" off="0" ii="-1" rewind="0" style=""/>
<pragma file="csr_vmul.cpp" line="49" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="17" pragmaType="disaggregate" parentfunction="csr_vmul" variable="matrix"/>
<pragma file="csr_vmul.cpp" line="18" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="19" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="20" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="22" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="BUNDLE_A" offset="slave" name="" depth="1024" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="512" channel=""/>
<pragma file="csr_vmul.cpp" line="24" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="BUNDLE_B" offset="slave" name="" depth="1024" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="512" channel=""/>
<pragma file="csr_vmul.cpp" line="26" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="BUNDLE_C" offset="slave" name="" depth="1024" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="512" channel=""/>
<pragma file="csr_vmul.cpp" line="30" pragmaType="disaggregate" parentfunction="csr_vmul" variable="vector"/>
<pragma file="csr_vmul.cpp" line="31" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="BUNDLE_D" offset="slave" name="" depth="1024" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="512" channel=""/>
<pragma file="csr_vmul.cpp" line="34" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="36" pragmaType="disaggregate" parentfunction="csr_vmul" variable="out"/>
<pragma file="csr_vmul.cpp" line="37" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="csr_vmul.cpp" line="38" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="42" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="84" pragmaType="array_partition" parentfunction="csr_vmul" dim="1" factor="0" mode="complete" dynamic="0" variable="partial_sums"/>
</pragmas>
