<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-204-316  </DOCNO><DOCID>08 204 316.andO;</DOCID><JOURNAL>Microprocessors and Microsystems  Jan-Feb 1990 v14 n1 p17(4).andM;</JOURNAL><TITLE>Speed tunable finite state machine compiler: ZEPHCAD. (logicdesign of application-specific integrated circuits) (technical)</TITLE><AUTHOR>Sato, Hitomi; Sugiura, Yoshihide; Fujita, Masahiro.andM;</AUTHOR><TEXT><ABSTRACT>This paper describes a personal computer based state machinecompiler.andP;  This system transforms the finite state machinedescription, Boolean equations or truth table into net lists of aCMOS gate array or standard cell.andP;  A feature of this system is thecapability to tune the circuit speed from the user side byselecting the number of logic levels when running the system.andO;Benchmark results are included.andP;  (Reprinted by permission of thepublisher.)andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Computer-Aided DesignApplication-Specific Integrated CircuitsLarge-Scale IntegrationFinite State AutomataCompilersTechnologyComplementary Metal Oxide Semiconductors.andO;Feature:   illustrationchartprogram.andO;Caption:   Comparison between manual design and Zephcad approach. (chart)System flow. (chart)LSI design block diagram. (program)andM;</DESCRIPT></DOC>