#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Apr 20 14:46:18 2015
# Process ID: 10184
# Log file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/top_level.vdi
# Journal file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'fft_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'disp_draw_inst/mag_inst/sumOfSquares'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp' for cell 'vga_comp/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'disp_draw_inst/mag_inst/magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/realSquare'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, vga_comp/clk_wiz/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_comp/clk_wiz/clk_100in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-10184-protoann0.eecs.utk.edu/dcp_5/clk_wiz_vga.edf:286]
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1516.941 ; gain = 399.000
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1516.941 ; gain = 670.195
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1521.945 ; gain = 3.996

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 42 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 6831 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a2b50018

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1521.945 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 126 cells.
Phase 2 Constant Propagation | Checksum: 1730ae027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1521.945 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3010 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 837 unconnected cells.
Phase 3 Sweep | Checksum: 7872a870

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.945 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7872a870

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.945 ; gain = 0.000
Implement Debug Cores | Checksum: 1941265c8
Logic Optimization | Checksum: 1941265c8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 16 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 1 Total Ports: 32
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1bbc7ab0f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1635.969 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bbc7ab0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.969 ; gain = 114.023
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.969 ; gain = 119.027
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1635.969 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 14331d7b3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1636.969 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 470f2d6e

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 470f2d6e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 470f2d6e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 9c2190e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 9c2190e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 470f2d6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.980 ; gain = 23.012
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 470f2d6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 470f2d6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 2d43759d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8255d911

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 177059138

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: d2598f39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: f8538383

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.6.1 Place Init Design | Checksum: 12c55ddd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.6 Build Placer Netlist Model | Checksum: 12c55ddd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 12c55ddd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 12c55ddd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1 Placer Initialization Core | Checksum: 12c55ddd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2 Placer Initialization | Checksum: 12c55ddd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1cc938c3d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1cc938c3d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23b664d7f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 231ffff8a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1ce588ab4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1fc14cd22

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1ff0b92f0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1ff0b92f0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 4 Detail Placement | Checksum: 1ff0b92f0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1fa291c2e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 19ef21a94

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.329. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 19ef21a94

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 5.2 Post Placement Optimization | Checksum: 19ef21a94

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 19ef21a94

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 19ef21a94

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 5.4 Placer Reporting | Checksum: 19ef21a94

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: d98e39ac

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 5 Post Placement Optimization and Clean-Up | Checksum: d98e39ac

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
Ending Placer Task | Checksum: 1ef262b2

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1683.992 ; gain = 47.023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1683.992 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1684.992 ; gain = 0.000
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Begin power_opt_design optimizations | Netlist Checksum: b9af8141
INFO: [Pwropt 34-50] Optimizing power for module top_level ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
Detect combinational loops Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1693.004 ; gain = 0.000
Found 264 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1693.004 ; gain = 8.012
INFO: [Pwropt 34-9] Applying IDT optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.004 ; gain = 8.012
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1709.012 ; gain = 16.008
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 6 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 18 nets in BRAM adress flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1710.012 ; gain = 1.000
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1710.012 ; gain = 25.020

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1710.012 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top_level ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 2 accepted clusters 2
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 131 accepted clusters 3

Number of Slice Registers augmented: 0 newly gated: 0 Total: 6752
Number of SRLs augmented: 0  newly gated: 0 Total: 357
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 0

Flops dropped: 4/26 RAMS dropped: 4/4 Clusters dropped: 3/5 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 0
    LUT3 : 0
    LUT4 : 0
    LUT5 : 0
    LUT6 : 0

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9589cae8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.012 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power_opt_design optimizations | Netlist Checksum: 76976836
Power optimization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1710.012 ; gain = 25.020
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 32850616 bytes
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1710.012 ; gain = 25.020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1710.012 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: ea347b98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1711.012 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.329 | TNS=-126.078 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 12d4c94a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[12][0].  Did not re-place instance disp_draw_inst/avgIn_reg[12][0]
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_25.  Did not re-place instance average[3]_i_25
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_6.  Did not re-place instance average[3]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_36.  Did not re-place instance average[10]_i_36
INFO: [Physopt 32-663] Processed net n_0_average[10]_i_66.  Re-placed instance average[10]_i_66
INFO: [Physopt 32-662] Processed net n_0_average[15]_i_1.  Did not re-place instance average[15]_i_1
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_10.  Did not re-place instance average[3]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_46.  Did not re-place instance average[3]_i_46
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_7.  Did not re-place instance average[6]_i_7
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_62.  Did not re-place instance average[7]_i_62
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_11.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_11
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_4.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_4
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_18
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_44.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_44
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_3.  Did not re-place instance average[6]_i_3
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_59.  Did not re-place instance average[7]_i_59
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_49.  Did not re-place instance average[3]_i_49
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_8.  Did not re-place instance average[6]_i_8
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_42.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_42
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_20.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_20
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[15][0].  Re-placed instance disp_draw_inst/avgIn_reg[15][0]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_66.  Did not re-place instance average[7]_i_66
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_5.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_5
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_20.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_20
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[14][1].  Did not re-place instance disp_draw_inst/avgIn_reg[14][1]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_69.  Did not re-place instance average[7]_i_69
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_31.  Did not re-place instance average[10]_i_31
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[12][1].  Did not re-place instance disp_draw_inst/avgIn_reg[12][1]
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_48.  Did not re-place instance average[3]_i_48
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_37.  Did not re-place instance average[10]_i_37
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_51.  Did not re-place instance average[3]_i_51
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_70.  Did not re-place instance average[7]_i_70
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_4.  Did not re-place instance average[6]_i_4
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_63.  Did not re-place instance average[7]_i_63
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_6.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_6
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_9.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_9
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_19.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_19
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[11][0].  Did not re-place instance disp_draw_inst/avgIn_reg[11][0]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_45.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_45
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_9.  Did not re-place instance average[6]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_10.  Did not re-place instance average[10]_i_10
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_12.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_12
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_71.  Did not re-place instance average[10]_i_71
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_50.  Did not re-place instance average[3]_i_50
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_70.  Did not re-place instance average[10]_i_70
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_47.  Did not re-place instance average[3]_i_47
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[11][1].  Did not re-place instance disp_draw_inst/avgIn_reg[11][1]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[13][0].  Did not re-place instance disp_draw_inst/avgIn_reg[13][0]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_58.  Did not re-place instance average[7]_i_58
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_32.  Did not re-place instance average[10]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_5.  Did not re-place instance average[6]_i_5
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_9.  Did not re-place instance average[10]_i_9
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_42.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_42
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_9.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_6.  Did not re-place instance average[10]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_1.  Did not re-place instance average[14]_i_1
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[12][2].  Re-placed instance disp_draw_inst/avgIn_reg[12][2]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_61.  Did not re-place instance average[7]_i_61
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_5.  Did not re-place instance average[10]_i_5
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[15][1].  Re-placed instance disp_draw_inst/avgIn_reg[15][1]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[14][0].  Did not re-place instance disp_draw_inst/avgIn_reg[14][0]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_10.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_10
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_21.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_21
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_4.  Did not re-place instance average[10]_i_4
INFO: [Physopt 32-662] Processed net n_0_average[2]_i_4.  Did not re-place instance average[2]_i_4
INFO: [Physopt 32-662] Processed net n_0_average[2]_i_8.  Did not re-place instance average[2]_i_8
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_35.  Did not re-place instance average[6]_i_35
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_44.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_44
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[0][0].  Did not re-place instance disp_draw_inst/avgIn_reg[0][0]
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_126.  Did not re-place instance average[14]_i_126
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_38.  Did not re-place instance average[7]_i_38
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_72.  Did not re-place instance average[10]_i_72
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_6.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_6
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_43.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_43
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_68.  Did not re-place instance average[7]_i_68
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_36.  Did not re-place instance average[6]_i_36
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_35.  Did not re-place instance average[10]_i_35
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_125.  Did not re-place instance average[14]_i_125
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_11.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_11
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[0][1].  Re-placed instance disp_draw_inst/avgIn_reg[0][1]
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[13][1].  Re-placed instance disp_draw_inst/avgIn_reg[13][1]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_10.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_122.  Did not re-place instance average[14]_i_122
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_33.  Did not re-place instance average[10]_i_33
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_16.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_16
INFO: [Physopt 32-662] Processed net n_0_average[13]_i_45.  Did not re-place instance average[13]_i_45
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_34.  Did not re-place instance average[10]_i_34
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_7.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_7
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_31.  Did not re-place instance average[3]_i_31
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_69.  Did not re-place instance average[10]_i_69
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_32.  Did not re-place instance average[6]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_73.  Did not re-place instance average[10]_i_73
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_13.  Did not re-place instance average[3]_i_13
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_57.  Did not re-place instance average[7]_i_57
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_18
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_43.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_43
INFO: [Physopt 32-663] Processed net n_0_average[3]_i_21.  Re-placed instance average[3]_i_21
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_34.  Did not re-place instance average[6]_i_34
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[13][2].  Re-placed instance disp_draw_inst/avgIn_reg[13][2]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[0][2].  Did not re-place instance disp_draw_inst/avgIn_reg[0][2]
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 8 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.114 | TNS=-124.402 |
Phase 3 Placement Based Optimization | Checksum: 1d8a8ee5a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 11 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_25. Rewired (signal push) n_7_average_reg[7]_i_14 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_31. Rewired (signal push) n_5_average_reg[3]_i_23 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[7]_i_16. Rewired (signal push) n_7_average_reg[11]_i_15 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net n_0_average[3]_i_14. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_24. Rewired (signal push) n_6_average_reg[15]_i_30 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_32. Rewired (signal push) n_0_average[14]_i_13 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_12. Rewired (signal push) n_6_average_reg[14]_i_26 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_19. Rewired (signal push) n_0_average[11]_i_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_20. Rewired (signal push) n_5_average_reg[7]_i_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_11. Rewired (signal push) n_5_average_reg[14]_i_26 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[7]_i_18. Rewired (signal push) n_4_average_reg[7]_i_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 10 nets. Created 5 new instances.

INFO: [Physopt 32-197] Pass 2. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_26. Rewired (signal push) n_4_average_reg[3]_i_23 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[7]_i_11. Rewired (signal push) n_5_average_reg[11]_i_15 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 2. Optimized 2 nets. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1711.012 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.919 | TNS=-123.330 |
Phase 4 Rewire | Checksum: 25871c606

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 38 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net n_0_disp_draw_inst/avgIn_reg[12][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net n_0_average[3]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[2]_i_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_48 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_63 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[14][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[12][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[2]_i_37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[2]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_average[6]_i_33. Net driver average[6]_i_33 was replaced.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[11][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[14][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[2]_i_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[11][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net n_0_disp_draw_inst/avgIn_reg[13][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net n_0_average[6]_i_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[10]_i_69 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[12][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[0][0]. Net driver disp_draw_inst/avgIn_reg[0][0] was replaced.
INFO: [Physopt 32-572] Net n_0_average[6]_i_64 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_average[2]_i_36. Net driver average[2]_i_36 was replaced.
INFO: [Physopt 32-572] Net n_0_average[6]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[0][1]. Net driver disp_draw_inst/avgIn_reg[0][1] was replaced.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[15][2]. Net driver disp_draw_inst/avgIn_reg[15][2] was replaced.
INFO: [Physopt 32-601] Processed net n_0_average[7]_i_5. Net driver average[7]_i_5_rewire was replaced.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[0][2]. Net driver disp_draw_inst/avgIn_reg[0][2] was replaced.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[11][3]. Net driver disp_draw_inst/avgIn_reg[11][3] was replaced.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[13][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[12][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[15][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[12][3]. Net driver disp_draw_inst/avgIn_reg[12][3] was replaced.
INFO: [Physopt 32-81] Processed net n_0_disp_draw_inst/avgIn_reg[13][1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 12 nets. Created 3 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.847 | TNS=-123.872 |
Phase 5 Critical Cell Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'vga_comp/sel' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'vga_comp/sel_rep' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net n_7_average_reg[7]_i_14.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[8].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_5_average_reg[7]_i_55.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_6_average_reg[14]_i_92.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[12][0]_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_average[3]_i_29.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_6_average_reg[3]_i_23.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_0_average[2]_i_4.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_5_average_reg[10]_i_13.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[9].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_5_average_reg[14]_i_92.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[1].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_6_average_reg[6]_i_41.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net n_5_average_reg[3]_i_23.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[6].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[14][1].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_0_average[3]_i_6.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_average[3]_i_25_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_7_average_reg[14]_i_22.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[11][0].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_average[2]_i_36.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[11][1].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net n_7_average_reg[11]_i_15.  Swapped 3 critical pin.
INFO: [Physopt 32-609] Processed net disp_draw_inst/avg_inst/ARG[13].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[12][4].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_5_average_reg[11]_i_52.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_7_average_reg[15]_i_25.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_average[7]_i_21.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[10].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[5].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_6_average_reg[7]_i_14.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_5_average_reg[14]_i_22.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net disp_draw_inst/avg_inst/ARG[12].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_7_average_reg[14]_i_92.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[0][1].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[0][2].  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 27 nets.  Swapped 32 pins.
Phase 9 Critical Pin Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.012 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 1e6124e5d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1711.012 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.668 | TNS=-121.428 |
Ending Physical Synthesis Task | Checksum: 25185ee6a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
293 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1711.012 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1711.012 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 917bca7c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1825.684 ; gain = 114.672

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 917bca7c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1825.688 ; gain = 114.676
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 84e378f9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1862.949 ; gain = 151.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.56  | TNS=-120   | WHS=-1.56  | THS=-366   |

Phase 2 Router Initialization | Checksum: 84e378f9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1862.949 ; gain = 151.938

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1491883d2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1862.949 ; gain = 151.938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1121
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12fc48703

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1862.949 ; gain = 151.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.15  | TNS=-204   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: f51b720d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1862.949 ; gain = 151.938

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: f51b720d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1862.949 ; gain = 151.938
Phase 4.1.2 GlobIterForTiming | Checksum: 13d5dd507

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1862.949 ; gain = 151.938
Phase 4.1 Global Iteration 0 | Checksum: 13d5dd507

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1862.949 ; gain = 151.938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13e741feb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1862.949 ; gain = 151.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.53  | TNS=-207   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12fc48703

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1862.949 ; gain = 151.938
Phase 4 Rip-up And Reroute | Checksum: 12fc48703

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1862.949 ; gain = 151.938

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 12fc48703

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 1862.949 ; gain = 151.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.07  | TNS=-188   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 139f91f19

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 1864.949 ; gain = 153.938

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 139f91f19

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 1864.949 ; gain = 153.938

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 139f91f19

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 1864.949 ; gain = 153.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.07  | TNS=-129   | WHS=-0.355 | THS=-3.78  |

Phase 7 Post Hold Fix | Checksum: c58b9e13

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1868.949 ; gain = 157.938

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.59755 %
  Global Horizontal Routing Utilization  = 2.0525 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
Phase 8 Route finalize | Checksum: c58b9e13

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1868.949 ; gain = 157.938

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: c58b9e13

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1868.949 ; gain = 157.938

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 11951ce90

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1868.949 ; gain = 157.938

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 11951ce90

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1868.949 ; gain = 157.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.07  | TNS=-129   | WHS=0.051  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 11951ce90

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1868.949 ; gain = 157.938
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 11951ce90

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1868.949 ; gain = 157.938

Routing Is Done.

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1868.949 ; gain = 157.938
INFO: [Common 17-83] Releasing license: Implementation
306 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1868.949 ; gain = 157.938
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1868.949 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 14:49:09 2015...
