FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SCALER<5>";
2"SCALER<6>";
3"SCALER<1>";
4"SCALER<2>";
5"SCALER<4>";
6"SCALER<3>";
7"VCC\G";
8"GND\G";
%"SIP_HEADER_16PIN"
"1","(-25,3025)","0","misc","I2";
;
$LOCATION"J1"
CDS_LOCATION"J1"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,400,50,-400"
CDS_LIB"misc";
"16"
$PN"16"5;
"15"
$PN"15"4;
"14"
$PN"14"3;
"13"
$PN"13"2;
"12"
$PN"12"1;
"11"
$PN"11"0;
"10"
$PN"10"0;
"9"
$PN"9"0;
"8"
$PN"8"0;
"7"
$PN"7"0;
"6"
$PN"6"0;
"5"
$PN"5"0;
"4"
$PN"4"0;
"3"
$PN"3"6;
"2"
$PN"2"7;
"1"
$PN"1"8;
%"INPORT"
"1","(-825,3300)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-900,3025)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-900,2900)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"INPORT"
"1","(-900,2800)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-900,2675)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-900,2500)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
END.
