
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-2000HC -t TQFP100 -s 6 -oc Commercial
     dev_proj_impl1.ngd -o dev_proj_impl1_map.ncd -pr dev_proj_impl1.prf -mp
     dev_proj_impl1.mrp -lpf /home/apurvan/GSoC/usb-plug-mod-working/BER_measure
     ment/dev_proj/MachXO2/impl1/dev_proj_impl1.lpf -lpf /home/apurvan/GSoC/usb-
     plug-mod-working/BER_measurement/dev_proj/MachXO2/dev_proj.lpf -c 0 -gui
     -msgset /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/Ma
     chXO2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-2000HCTQFP100
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  07/16/19  14:07:50

Design Summary
--------------

   Number of registers:    388 out of  2352 (16%)
      PFU registers:          388 out of  2112 (18%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       230 out of  1056 (22%)
      SLICEs as Logic/ROM:    230 out of  1056 (22%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         23 out of  1056 (2%)
   Number of LUT4s:        451 out of  2112 (21%)
      Number used as logic LUTs:        405
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 49 + 4(JTAG) out of 80 (66%)
      Number of PIO sites used for single ended IOs: 49
      Number of PIO sites used for differential IOs: 4 (represented by 2 PIO
     comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 1 out of 240 (0%)
      Number of IDDR cells:   1
      Number of ODDR cells:   0
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 1 (1 differential)
      Number of PIO using IDDR only:        1 (1 differential)
      Number of PIO using ODDR only:        0 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)

                                    Page 1




Design:  top                                           Date:  07/16/19  14:07:50

Design Summary (cont)
---------------------
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  1 out of 2 (50%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  1 out of 4 (25%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  9
     Net FT601_CLK_c: 135 loads, 135 rising, 0 falling (Driver: PIO FT601_CLK )
     Net buf_clk: 2 loads, 2 rising, 0 falling (Driver: PIO CLK )
     Net decoder_inst/sclk_derived_94: 10 loads, 10 rising, 0 falling (Driver:
     decoder_inst/decoder_inst/sclk_N_659_I_0_2_lut_rep_137_2_lut )
     Net ber_proc/din_clk_N_1128: 15 loads, 15 rising, 0 falling (Driver:
     decoder_inst/decoder_inst/din_clk_I_0_1_lut_2_lut_2_lut )
     Net decoder_inst/sclk: 51 loads, 2 rising, 49 falling (Driver:
     decoder_inst/deserializer_inst/Inst7_CLKDIVC )
     Net decoder_inst/deserializer_inst/eclko: 3 loads, 3 rising, 0 falling
     (Driver: decoder_inst/deserializer_inst/Inst6_ECLKSYNCA )
     Net decoder_inst/deserializer_inst/eclki: 1 loads, 1 rising, 0 falling
     (Driver: decoder_inst/deserializer_inst/Inst4_DLLDELC )
     Net decoder_inst/deserializer_inst/clk_s[0]: 1 loads, 1 rising, 0 falling
     (Driver: decoder_inst/deserializer_inst/clk_s_0__14 )
     Net decoder_inst/deserializer_inst/clk_s[1]: 13 loads, 13 rising, 0 falling
     (Driver: decoder_inst/deserializer_inst/clk_s_1__15 )
   Number of Clock Enables:  28
     Net ft601_comp/FT601_CLK_c_enable_238: 34 loads, 34 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_200: 2 loads, 2 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_241: 16 loads, 16 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_120: 16 loads, 16 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_187: 2 loads, 2 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_191: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_192: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_201: 2 loads, 2 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_184: 20 loads, 20 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_152: 17 loads, 17 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_236: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_194: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_235: 16 loads, 16 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_237: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_10: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_56: 2 loads, 2 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_18: 4 loads, 4 LSLICEs
     Net decoder_inst/rx_ready: 10 loads, 10 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_40: 3 loads, 3 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_34: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_51: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_26: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_53: 2 loads, 2 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_42: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_43: 1 loads, 1 LSLICEs

                                    Page 2




Design:  top                                           Date:  07/16/19  14:07:50

Design Summary (cont)
---------------------
     Net decoder_inst/sclk_derived_95_enable_54: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_57: 1 loads, 1 LSLICEs
     Net decoder_inst/deserializer_inst/Inst5_rx_sync/N_161_I: 2 loads, 2
     LSLICEs
   Number of local set/reset loads for net GND_net merged into GSR:  1
   Number of LSRs:  12
     Net n5322: 1 loads, 1 LSLICEs
     Net ce: 5 loads, 5 LSLICEs
     Net ft601_comp/n6181: 1 loads, 1 LSLICEs
     Net ft601_comp/n3604: 12 loads, 12 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_120: 1 loads, 1 LSLICEs
     Net ft601_comp/n3917: 1 loads, 1 LSLICEs
     Net ft601_comp/n3595: 1 loads, 1 LSLICEs
     Net decoder_inst/n6165: 4 loads, 4 LSLICEs
     Net decoder_inst/rx_ready: 3 loads, 3 LSLICEs
     Net decoder_inst/decode_proc.temp_0: 1 loads, 1 LSLICEs
     Net decoder_inst/n3672: 4 loads, 4 LSLICEs
     Net decoder_inst/n3601: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ft601_comp/i_tx_state_1: 154 loads
     Net ft601_comp/i_valid_2: 71 loads
     Net ft601_comp/i_pre_valid_0: 44 loads
     Net decoder_inst/decode_proc.temp_0: 41 loads
     Net decoder_inst/rx_ready: 41 loads
     Net ft601_comp/FT601_CLK_c_enable_120: 41 loads
     Net decoder_inst/decode_proc.temp_1: 36 loads
     Net ft601_comp/i_byte_en: 36 loads
     Net ft601_comp/FT601_CLK_c_enable_238: 34 loads
     Net ft601_comp/n6195: 33 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'GND_net' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LED                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_TXE_N         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_RXF_N         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  top                                           Date:  07/16/19  14:07:50

IO (PIO) Attributes (cont)
--------------------------
| FT601_CLK           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_OE_N          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_RD_N          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_SIWU_N        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_WR_N          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[12]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[13]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[14]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[15]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[16]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[17]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[18]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  top                                           Date:  07/16/19  14:07:50

IO (PIO) Attributes (cont)
--------------------------
| FT601_DATA[19]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[20]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[21]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[22]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[23]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[24]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[25]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[26]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[27]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[28]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[29]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[30]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[31]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CLK                 | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| LANE0[0]            | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| FT601_RST_N         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal decoder_inst/deserializer_inst/freeze_t was merged into signal
     decoder_inst/deserializer_inst/freeze_i
Signal decoder_inst/deserializer_inst/uddcntln_t was merged into signal
     decoder_inst/deserializer_inst/uddcntln_i
Signal decoder_inst/sclk__inv was merged into signal decoder_inst/sclk
Signal decoder_inst/n6198 was merged into signal decoder_inst/rx_ready
Signal n1681 was merged into signal ft601_comp/i_byte_en
Signal n3602 was merged into signal ce
Signal decoder_inst/deserializer_inst/reset_inv undriven or does not drive
     anything - clipped.
Signal decoder_inst/deserializer_inst/Inst5_rx_sync/RSTN_I undriven or does not
     drive anything - clipped.
Signal prng_isnt/add_404_1/S0 undriven or does not drive anything - clipped.
Signal prng_isnt/add_404_1/CI undriven or does not drive anything - clipped.
Signal prng_isnt/add_404_9/S1 undriven or does not drive anything - clipped.
Signal prng_isnt/add_404_9/CO undriven or does not drive anything - clipped.
Signal sub_27_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_27_add_2_1/CI undriven or does not drive anything - clipped.
Signal ber_proc/count_bytes_405_add_4_1/S0 undriven or does not drive anything -
     clipped.

                                    Page 5




Design:  top                                           Date:  07/16/19  14:07:50

Removed logic (cont)
--------------------
Signal ber_proc/count_bytes_405_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal ber_proc/count_bytes_405_add_4_25/CO undriven or does not drive anything
     - clipped.
Signal sub_27_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_27_add_2_9/CO undriven or does not drive anything - clipped.
Block decoder_inst/deserializer_inst/OR2_t0 was optimized away.
Block decoder_inst/deserializer_inst/AND2_t1 was optimized away.
Block decoder_inst/deserializer_inst/i4880 was optimized away.
Block decoder_inst/rx_start_I_0_1_lut_rep_150 was optimized away.
Block ft601_comp/i499_1_lut was optimized away.
Block i2421_1_lut was optimized away.
Block decoder_inst/deserializer_inst/INV_0 was optimized away.
Block decoder_inst/deserializer_inst/Inst5_rx_sync/RSTN_RNIB582 was optimized
     away.

Memory Usage
------------


     

CLKDIV Summary
--------------

CLKDIV 1:                                     Pin/Node Value
  CLKDIV Instance Name:                                decoder_inst/deserializer
       _inst/Inst7_CLKDIVC
  CLKDIV Type:                                         CLKDIVC
  GSR:                                              DISABLED
  CLK DIVIDER:                                      4.0

ECLKSYNC Summary
----------------

ECLKSYNC 1:                                     Pin/Node Value
  ECLKSYNC Instance Name:                                decoder_inst/deserializ
       er_inst/Inst6_ECLKSYNCA
  ECLKSYNC Type:                                         ECLKSYNCA
  ECLKI Input:                             NODE
       decoder_inst/deserializer_inst/eclki
  STOP Input:                              NODE
       decoder_inst/deserializer_inst/xstop
  ECLKO Output:                            NODE
       decoder_inst/deserializer_inst/eclko

ASIC Components
---------------

Instance Name: decoder_inst/deserializer_inst/Inst7_CLKDIVC
         Type: CLKDIVC
Instance Name: decoder_inst/deserializer_inst/Inst6_ECLKSYNCA
         Type: ECLKSYNCA
Instance Name: decoder_inst/deserializer_inst/Inst4_DLLDELC
         Type: DLLDELC
Instance Name: decoder_inst/deserializer_inst/Inst3_DQSDLLC

                                    Page 6




Design:  top                                           Date:  07/16/19  14:07:50

ASIC Components (cont)
----------------------
         Type: DQSDLLC

GSR Usage
---------

GSR Component:
   The local reset signal 'GND_net' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'GND_net'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 183 MB
        


































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
