
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202507090559]     |
 |  Copyright (C) 2012 - 2025 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \arb2_with_assertions

2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \arb2_with_assertions
Removed 0 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Module arb2_with_assertions directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== top ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  0
   Number of port bits:              0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $anyseq                         1
     $assume                         1
     $not                            1
     arb2_with_assertions            1

=== arb2_with_assertions ===

   Number of wires:                 79
   Number of wire bits:             79
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $and                           10
     $anyinit                        1
     $assert                        12
     $assume                         1
     $eq                            12
     $ff                            31
     $mux                            4
     $not                           17

=== design hierarchy ===

   top                               1
     arb2_with_assertions            1

   Number of wires:                 86
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      14
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     $and                           10
     $anyinit                        1
     $anyseq                         1
     $assert                        12
     $assume                         2
     $eq                            12
     $ff                            31
     $mux                            4
     $not                           18

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module arb2_with_assertions.
Creating SMT-LIBv2 representation of module top.

End of script. Logfile hash: fa7c72e382, CPU: user 0.01s system 0.01s, MEM: 26.83 MB peak
Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
Time spent: 59% 2x write_smt2 (0 sec), 28% 2x read_rtlil (0 sec), ...
