

================================================================
== Vivado HLS Report for 'init_3d_mem'
================================================================
* Date:           Sun Dec  1 01:11:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.322 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_3D_MEM_LOOP_2   |       36|       36|         6|          -|          -|     6|    no    |
        | + INIT_3D_MEM_LOOP_3  |        4|        4|         1|          -|          -|     4|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1849)" [./layer.h:50]   --->   Operation 4 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:50]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%j_0_0 = phi i3 [ 0, %INIT_3D_MEM_LOOP_1_begin ], [ %add_ln50, %INIT_3D_MEM_LOOP_2_end ]" [./layer.h:50]   --->   Operation 6 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.13ns)   --->   "%icmp_ln50 = icmp eq i3 %j_0_0, -2" [./layer.h:50]   --->   Operation 7 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 8 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.65ns)   --->   "%add_ln50 = add i3 %j_0_0, 1" [./layer.h:50]   --->   Operation 9 'add' 'add_ln50' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %INIT_3D_MEM_LOOP_1_end, label %INIT_3D_MEM_LOOP_2_begin" [./layer.h:50]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1850) nounwind" [./layer.h:51]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1850)" [./layer.h:51]   --->   Operation 12 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %j_0_0 to i64" [./layer.h:52]   --->   Operation 13 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mem_0_0_V_addr = getelementptr [6 x i8]* %mem_0_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 14 'getelementptr' 'mem_0_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mem_1_0_V_addr = getelementptr [6 x i8]* %mem_1_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 15 'getelementptr' 'mem_1_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mem_2_0_V_addr = getelementptr [6 x i8]* %mem_2_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 16 'getelementptr' 'mem_2_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mem_3_0_V_addr = getelementptr [6 x i8]* %mem_3_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 17 'getelementptr' 'mem_3_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:51]   --->   Operation 18 'br' <Predicate = (!icmp_ln50)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1849, i32 %tmp)" [./layer.h:52]   --->   Operation 19 'specregionend' 'empty' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [./layer.h:53]   --->   Operation 20 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %INIT_3D_MEM_LOOP_2_begin ], [ %add_ln51, %3 ]" [./layer.h:51]   --->   Operation 21 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln51 = icmp eq i3 %k_0_0, -4" [./layer.h:51]   --->   Operation 22 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln51 = add i3 %k_0_0, 1" [./layer.h:51]   --->   Operation 24 'add' 'add_ln51' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %INIT_3D_MEM_LOOP_2_end, label %2" [./layer.h:51]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1851) nounwind" [./layer.h:52]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i3 %k_0_0 to i2" [./layer.h:52]   --->   Operation 27 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln180, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:52]   --->   Operation 28 'switch' <Predicate = (!icmp_ln51)> <Delay = 1.30>
ST_3 : Operation 29 [1/1] (2.32ns)   --->   "store i8 0, i8* %mem_2_0_V_addr, align 1" [./layer.h:52]   --->   Operation 29 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 30 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.32ns)   --->   "store i8 0, i8* %mem_1_0_V_addr, align 1" [./layer.h:52]   --->   Operation 31 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 32 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "store i8 0, i8* %mem_0_0_V_addr, align 1" [./layer.h:52]   --->   Operation 33 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 34 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 0)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.32ns)   --->   "store i8 0, i8* %mem_3_0_V_addr, align 1" [./layer.h:52]   --->   Operation 35 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 36 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:51]   --->   Operation 37 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1850, i32 %tmp_s)" [./layer.h:52]   --->   Operation 38 'specregionend' 'empty_95' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:50]   --->   Operation 39 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0', ./layer.h:50) with incoming values : ('add_ln50', ./layer.h:50) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_0_0', ./layer.h:51) with incoming values : ('add_ln51', ./layer.h:51) [23]  (1.77 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln52', ./layer.h:52) of constant 0 on array 'mem_2_0_V' [33]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
