Analysis & Synthesis report for TopDE
Wed Nov 14 16:31:23 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated
 19. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1
 20. Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1
 21. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated
 22. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated
 23. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated
 24. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated
 25. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated
 26. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated
 27. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated
 28. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated
 29. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated
 30. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated
 31. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated
 32. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4
 33. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5
 34. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5
 35. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4
 36. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4
 37. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 38. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0
 39. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1
 40. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2
 41. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3
 42. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4
 43. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5
 44. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6
 45. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower
 46. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0
 47. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1
 48. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower
 49. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0
 50. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1
 51. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower
 52. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 53. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator
 54. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder
 55. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder
 56. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr
 57. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder
 58. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult
 59. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3
 60. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition
 61. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub
 62. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process
 63. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:remainder_sub_0
 64. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2
 65. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod
 66. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod
 67. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0
 68. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1
 69. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0
 70. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10
 71. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11
 72. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12
 73. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13
 74. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14
 75. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15
 76. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16
 77. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17
 78. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18
 79. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19
 80. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20
 81. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21
 82. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22
 83. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23
 84. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24
 85. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25
 86. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26
 87. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27
 88. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28
 89. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4
 90. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5
 91. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6
 92. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7
 93. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8
 94. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9
 95. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1
 96. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3
 97. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1
 98. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2
 99. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3
100. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4
101. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1
102. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3
103. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6
104. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7
105. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8
106. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4
107. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1
108. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3
109. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6
110. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7
111. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8
112. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4
113. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4
114. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5
115. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7
116. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8
117. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9
118. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1
119. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2
120. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3
121. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare
122. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0
125. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i
126. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
128. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4
129. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
131. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0
132. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0
133. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0
134. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0
135. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0
136. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0
137. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0
138. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0
139. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0
140. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0
141. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0
142. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0
143. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0
144. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0
145. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1
146. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0
147. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1
148. lpm_mult Parameter Settings by Entity Instance
149. altsyncram Parameter Settings by Entity Instance
150. altshift_taps Parameter Settings by Entity Instance
151. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"
152. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
153. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
154. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
155. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1"
156. Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"
157. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
158. Port Connectivity Checks: "AudioCODEC_Interface:Audio0"
159. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0"
160. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
161. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"
162. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0"
163. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0"
164. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|abs_s:abs1"
165. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0"
166. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0"
167. Port Connectivity Checks: "CPU:CPU0"
168. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
169. In-System Memory Content Editor Settings
170. Post-Synthesis Netlist Statistics for Top Partition
171. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
172. Elapsed Time Per Partition
173. Analysis & Synthesis Messages
174. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 14 16:31:22 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5564                                        ;
; Total pins                      ; 260                                         ;
; Total virtual pins              ; 306                                         ;
; Total block memory bits         ; 2,214,644                                   ;
; Total DSP Blocks                ; 28                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; FP_Arithmetic/mul_s/mul_s.v                                        ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v                                        ;             ;
; FP_Arithmetic/cvt_w_s/cvt_w_s.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v                                    ;             ;
; FP_Arithmetic/cvt_s_w/cvt_s_w.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v                                    ;             ;
; FP_Arithmetic/c_comp/c_comp.v                                      ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v                                      ;             ;
; FP_Arithmetic/add_sub/add_sub.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v                                    ;             ;
; CPU/FPRegisters.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPRegisters.v                                                  ;             ;
; CPU/FPALU.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v                                                        ;             ;
; TopDE.v                                                            ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v                                                            ;             ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Parametros.v                                                       ;             ;
; de1_text.mif                                                       ; yes             ; User Memory Initialization File                       ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/de1_text.mif                                                       ;             ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File                       ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/de1_data.mif                                                       ;             ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/CPU.v                                                          ;             ;
; CPU/Datapath_UNI.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v                                                 ;             ;
; CPU/Control_UNI.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Control_UNI.v                                                  ;             ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v                                                          ;             ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Registers.v                                                    ;             ;
; CPU/BranchControl.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/BranchControl.v                                                ;             ;
; CPU/ImmGen.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ImmGen.v                                                       ;             ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v                                            ;             ;
; Tempo/Break_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/Break_Interface.v                                            ;             ;
; Tempo/oneshot.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/oneshot.v                                                    ;             ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/mono.v                                                       ;             ;
; Tempo/breaker.v                                                    ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v                                                    ;             ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/reset_delay.v                                                ;             ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main.v                                                   ; PLL_Main    ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main    ;
; Memoria/CodeMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v                                     ;             ;
; Memoria/DataMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/DataMemory_Interface.v                                     ;             ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/MemStore.v                                                 ;             ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/MemLoad.v                                                  ;             ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserDataBlock.v                                            ;             ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserCodeBlock.v                                            ;             ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/stopwatch/STOPWATCH_Interface.v                                    ;             ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v                                  ;             ;
; Sintetizador/Sintetizador_Interface.v                              ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v                              ;             ;
; Sintetizador/SyscallSynthControl.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SyscallSynthControl.sv                                ;             ;
; Sintetizador/Synthesizer.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv                                        ;             ;
; Sintetizador/Sintetizador.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador.v                                        ;             ;
; Sintetizador/SineTable.v                                           ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineTable.v                                           ;             ;
; Sintetizador/SineCalculator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineCalculator.sv                                     ;             ;
; Sintetizador/Oscillator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Oscillator.sv                                         ;             ;
; Sintetizador/NoteTable.v                                           ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/NoteTable.v                                           ;             ;
; Sintetizador/Note.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Note.sv                                               ;             ;
; Sintetizador/Filter.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Filter.sv                                             ;             ;
; Sintetizador/Envelope.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Envelope.sv                                           ;             ;
; Sintetizador/Channel.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Channel.sv                                            ;             ;
; Sintetizador/sine.mif                                              ; yes             ; User Memory Initialization File                       ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/sine.mif                                              ;             ;
; Sintetizador/notes.mif                                             ; yes             ; User Memory Initialization File                       ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/notes.mif                                             ;             ;
; PS2/TecladoPS2_Interface.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/TecladoPS2_Interface.v                                         ;             ;
; PS2/scan2ascii.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/scan2ascii.v                                                   ;             ;
; PS2/keyscan.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/keyscan.v                                                      ;             ;
; PS2/keyboard.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/keyboard.v                                                     ;             ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/lfsr/lfsr_interface.v                                              ;             ;
; lfsr/LFSR_word.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/lfsr/LFSR_word.v                                                   ;             ;
; Display7/Display7_Interface.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Display7/Display7_Interface.v                                      ;             ;
; Display7/decoder7.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Display7/decoder7.v                                                ;             ;
; AudioCODEC/AudioCODEC_Interface.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v                                  ;             ;
; AudioCODEC/I2C_Controller.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/I2C_Controller.v                                        ;             ;
; AudioCODEC/I2C_AV_Config.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/I2C_AV_Config.v                                         ;             ;
; AudioCODEC/audio_converter.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/audio_converter.v                                       ;             ;
; AudioCODEC/audio_clock.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/audio_clock.v                                           ;             ;
; VGA/VGA_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VGA_Interface.v                                                ;             ;
; VGA/VgaPll.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll.v                                                       ; VgaPll      ;
; VGA/VgaPll/VgaPll_0002.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v                                           ; VgaPll      ;
; VGA/VgaAdapter.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaAdapter.v                                                   ;             ;
; VGA/RegDisplay.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/RegDisplay.v                                                   ;             ;
; VGA/HexFont.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/HexFont.v                                                      ;             ;
; VGA/gba.mif                                                        ; yes             ; User Memory Initialization File                       ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/gba.mif                                                        ;             ;
; VGA/MemoryVGA.v                                                    ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/MemoryVGA.v                                                    ;             ;
; FP_Arithmetic/sqrt_s/sqrt_s.v                                      ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v                                      ;             ;
; FP_Arithmetic/div_s/div_s.v                                        ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v                                        ;             ;
; FP_Arithmetic/abs_s/abs_s.v                                        ; yes             ; User Wizard-Generated File                            ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/abs_s/abs_s.v                                        ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                              ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                           ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                               ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                            ;             ;
; db/add_sub_soe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_soe.tdf                                                 ;             ;
; db/add_sub_poe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_poe.tdf                                                 ;             ;
; db/add_sub_rne.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_rne.tdf                                                 ;             ;
; db/add_sub_pdi.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_pdi.tdf                                                 ;             ;
; db/add_sub_p6i.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_p6i.tdf                                                 ;             ;
; db/add_sub_unh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_unh.tdf                                                 ;             ;
; db/add_sub_18f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_18f.tdf                                                 ;             ;
; db/add_sub_agf.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_agf.tdf                                                 ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                           ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                                                              ;             ;
; db/cmpr_e7g.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_e7g.tdf                                                    ;             ;
; db/add_sub_a9e.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_a9e.tdf                                                 ;             ;
; db/add_sub_kka.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_kka.tdf                                                 ;             ;
; db/add_sub_idg.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_idg.tdf                                                 ;             ;
; db/add_sub_bmb.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_bmb.tdf                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                              ;             ;
; db/mult_ncs.v                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_ncs.v                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_p3v.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_p3v.tdf                                              ;             ;
; FP_Arithmetic/div_s/div_s.hex                                      ; yes             ; Auto-Found Memory Initialization File                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.hex                                      ;             ;
; db/add_sub_mhi.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_mhi.tdf                                                 ;             ;
; db/add_sub_3mh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_3mh.tdf                                                 ;             ;
; db/add_sub_3bf.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_3bf.tdf                                                 ;             ;
; db/add_sub_b1f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_b1f.tdf                                                 ;             ;
; db/cmpr_5gg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_5gg.tdf                                                    ;             ;
; db/mult_k5s.v                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_k5s.v                                                      ;             ;
; db/mult_i5s.v                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_i5s.v                                                      ;             ;
; db/mult_r5s.v                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_r5s.v                                                      ;             ;
; db/mult_p5s.v                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_p5s.v                                                      ;             ;
; db/add_sub_ged.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ged.tdf                                                 ;             ;
; db/add_sub_ofd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ofd.tdf                                                 ;             ;
; db/add_sub_pfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_pfd.tdf                                                 ;             ;
; db/add_sub_qfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_qfd.tdf                                                 ;             ;
; db/add_sub_rfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_rfd.tdf                                                 ;             ;
; db/add_sub_sfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_sfd.tdf                                                 ;             ;
; db/add_sub_tfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_tfd.tdf                                                 ;             ;
; db/add_sub_ufd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ufd.tdf                                                 ;             ;
; db/add_sub_vfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_vfd.tdf                                                 ;             ;
; db/add_sub_0gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_0gd.tdf                                                 ;             ;
; db/add_sub_1gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_1gd.tdf                                                 ;             ;
; db/add_sub_2gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_2gd.tdf                                                 ;             ;
; db/add_sub_3gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_3gd.tdf                                                 ;             ;
; db/add_sub_4gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_4gd.tdf                                                 ;             ;
; db/add_sub_5gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_5gd.tdf                                                 ;             ;
; db/add_sub_6gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_6gd.tdf                                                 ;             ;
; db/add_sub_aed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_aed.tdf                                                 ;             ;
; db/add_sub_bed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_bed.tdf                                                 ;             ;
; db/add_sub_ced.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ced.tdf                                                 ;             ;
; db/add_sub_ded.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ded.tdf                                                 ;             ;
; db/add_sub_eed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_eed.tdf                                                 ;             ;
; db/add_sub_fed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_fed.tdf                                                 ;             ;
; db/cmpr_rog.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_rog.tdf                                                    ;             ;
; db/cmpr_qog.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_qog.tdf                                                    ;             ;
; db/add_sub_npe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_npe.tdf                                                 ;             ;
; db/add_sub_cpe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_cpe.tdf                                                 ;             ;
; db/add_sub_h8f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_h8f.tdf                                                 ;             ;
; db/add_sub_boe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_boe.tdf                                                 ;             ;
; db/cmpr_oeg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_oeg.tdf                                                    ;             ;
; db/add_sub_9oe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_9oe.tdf                                                 ;             ;
; db/add_sub_i8f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_i8f.tdf                                                 ;             ;
; db/add_sub_k8f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_k8f.tdf                                                 ;             ;
; db/add_sub_qpe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_qpe.tdf                                                 ;             ;
; db/cmpr_heg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_heg.tdf                                                    ;             ;
; db/cmpr_ieg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_ieg.tdf                                                    ;             ;
; db/altsyncram_cas1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_cas1.tdf                                             ;             ;
; db/altsyncram_npj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_npj2.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_8la.tdf                                                  ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_11a.tdf                                                  ;             ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mux_5hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; db/altsyncram_sft1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_sft1.tdf                                             ;             ;
; db/altsyncram_oqj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_oqj2.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_u0a.tdf                                                  ;             ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mux_2hb.tdf                                                     ;             ;
; db/altsyncram_noo2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_noo2.tdf                                             ;             ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_7la.tdf                                                  ;             ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_01a.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mux_4hb.tdf                                                     ;             ;
; db/altsyncram_ehf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_ehf1.tdf                                             ;             ;
; db/altsyncram_agf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_agf1.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sld8245b184/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; db/altsyncram_s761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_s761.tdf                                             ;             ;
; RISC-V.TopDE0.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE0.rtl.mif                                           ;             ;
; db/altsyncram_t761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_t761.tdf                                             ;             ;
; RISC-V.TopDE1.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE1.rtl.mif                                           ;             ;
; db/altsyncram_u761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_u761.tdf                                             ;             ;
; RISC-V.TopDE2.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE2.rtl.mif                                           ;             ;
; db/altsyncram_v761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_v761.tdf                                             ;             ;
; RISC-V.TopDE3.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE3.rtl.mif                                           ;             ;
; db/altsyncram_0861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_0861.tdf                                             ;             ;
; RISC-V.TopDE4.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE4.rtl.mif                                           ;             ;
; db/altsyncram_1861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_1861.tdf                                             ;             ;
; RISC-V.TopDE5.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE5.rtl.mif                                           ;             ;
; db/altsyncram_2861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_2861.tdf                                             ;             ;
; RISC-V.TopDE6.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE6.rtl.mif                                           ;             ;
; db/altsyncram_3861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_3861.tdf                                             ;             ;
; RISC-V.TopDE7.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/RISC-V.TopDE7.rtl.mif                                           ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;             ;
; db/shift_taps_7vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_7vu.tdf                                              ;             ;
; db/altsyncram_9s91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_9s91.tdf                                             ;             ;
; db/cntr_uhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_uhf.tdf                                                    ;             ;
; db/shift_taps_80v.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_80v.tdf                                              ;             ;
; db/altsyncram_du91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_du91.tdf                                             ;             ;
; db/cntr_bjf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_bjf.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_c9c.tdf                                                    ;             ;
; db/shift_taps_6vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_6vu.tdf                                              ;             ;
; db/altsyncram_7s91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_7s91.tdf                                             ;             ;
; db/cntr_thf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_thf.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_b9c.tdf                                                    ;             ;
; db/shift_taps_ruu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_ruu.tdf                                              ;             ;
; db/altsyncram_fr91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_fr91.tdf                                             ;             ;
; db/cntr_phf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_phf.tdf                                                    ;             ;
; db/shift_taps_1vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_1vu.tdf                                              ;             ;
; db/altsyncram_rr91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_rr91.tdf                                             ;             ;
; db/cntr_ohf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_ohf.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_a9c.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                            ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                           ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                       ;             ;
; db/lpm_divide_rqo.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_rqo.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/abs_divider_4dg.tdf                                             ;             ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/alt_u_div_o2f.tdf                                               ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_abs_4p9.tdf                                                 ;             ;
; db/lpm_divide_3dm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_3dm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/lpm_divide_uio.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_uio.tdf                                              ;             ;
; db/lpm_divide_65m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_65m.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 9440                           ;
;                                             ;                                ;
; Combinational ALUT usage for logic          ; 13804                          ;
;     -- 7 input functions                    ; 136                            ;
;     -- 6 input functions                    ; 4138                           ;
;     -- 5 input functions                    ; 3335                           ;
;     -- 4 input functions                    ; 2655                           ;
;     -- <=3 input functions                  ; 3540                           ;
;                                             ;                                ;
; Dedicated logic registers                   ; 5564                           ;
;                                             ;                                ;
; Virtual pins                                ; 306                            ;
; I/O pins                                    ; 260                            ;
; Total MLAB memory bits                      ; 0                              ;
; Total block memory bits                     ; 2214644                        ;
;                                             ;                                ;
; Total DSP Blocks                            ; 28                             ;
;                                             ;                                ;
; Total PLLs                                  ; 4                              ;
;     -- PLLs                                 ; 4                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; CLOCK_Interface:CLOCK0|oCLK_50 ;
; Maximum fan-out                             ; 2314                           ;
; Total fan-out                               ; 95387                          ;
; Average fan-out                             ; 4.57                           ;
+---------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 13804 (27)          ; 5564 (0)                  ; 2214644           ; 28         ; 260  ; 306          ; |TopDE                                                                                                                                                                                                                                                                                                                                                                                                    ; TopDE                             ; work         ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 414 (217)           ; 252 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                                                                        ; AudioCODEC_Interface              ; work         ;
;       |I2C_AV_Config:u3|                                                                                                                ; 97 (52)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                                                                                       ; I2C_AV_Config                     ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 45 (45)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                     ; I2C_Controller                    ; work         ;
;       |Reset_Delay:r0|                                                                                                                  ; 24 (24)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                                                                         ; Reset_Delay                       ; work         ;
;       |audio_clock:u4|                                                                                                                  ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                                                                         ; audio_clock                       ; work         ;
;       |audio_converter:u5|                                                                                                              ; 59 (59)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                                                                                     ; audio_converter                   ; work         ;
;    |Break_Interface:break0|                                                                                                             ; 42 (21)             ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                                                                             ; Break_Interface                   ; work         ;
;       |breaker:brk0|                                                                                                                    ; 21 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                                                                                ; breaker                           ; work         ;
;          |breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|                                                                  ; 21 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                                                                                                                                                    ; breaker_lpm_constant_kva          ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 21 (8)              ; 75 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 105 (64)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                                                                               ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                                                                                   ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                           ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                                                                                ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 10488 (0)           ; 4040 (0)                  ; 4931              ; 16         ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                                                                           ; CPU                               ; work         ;
;       |Datapath_UNI:Processor|                                                                                                          ; 10488 (1085)        ; 4040 (32)                 ; 4931              ; 16         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor                                                                                                                                                                                                                                                                                                                                                                    ; Datapath_UNI                      ; work         ;
;          |ALU:ALU0|                                                                                                                     ; 5415 (738)          ; 0 (0)                     ; 0                 ; 9          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0                                                                                                                                                                                                                                                                                                                                                           ; ALU                               ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 1212 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_rqo:auto_generated|                                                                                          ; 1212 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_rqo                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 1212 (33)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                     ; abs_divider_4dg                   ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                               ; alt_u_div_o2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 1090 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_3dm:auto_generated|                                                                                          ; 1090 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_3dm                    ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 1090 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                 ; sign_div_unsign_9nh               ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1090 (1090)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                           ; alt_u_div_o2f                     ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 1265 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_uio:auto_generated|                                                                                          ; 1265 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_uio                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 1265 (39)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                     ; abs_divider_4dg                   ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1162 (1162)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                               ; alt_u_div_o2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;             |lpm_divide:Mod1|                                                                                                           ; 1110 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_65m:auto_generated|                                                                                          ; 1110 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_65m                    ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 1110 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                 ; sign_div_unsign_9nh               ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1110 (1110)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                           ; alt_u_div_o2f                     ; work         ;
;          |BranchControl:BC0|                                                                                                            ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|BranchControl:BC0                                                                                                                                                                                                                                                                                                                                                  ; BranchControl                     ; work         ;
;          |Control_UNI:CONTROL0|                                                                                                         ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0                                                                                                                                                                                                                                                                                                                                               ; Control_UNI                       ; work         ;
;          |FPALU:FPALU0|                                                                                                                 ; 2108 (156)          ; 1992 (0)                  ; 4931              ; 7          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0                                                                                                                                                                                                                                                                                                                                                       ; FPALU                             ; work         ;
;             |add_sub:add1|                                                                                                              ; 563 (0)             ; 334 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1                                                                                                                                                                                                                                                                                                                                          ; add_sub                           ; work         ;
;                |add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|                                                          ; 563 (240)           ; 334 (217)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component                                                                                                                                                                                                                                                                            ; add_sub_altfp_add_sub_dsm         ; work         ;
;                   |add_sub_altbarrel_shift_aeb:rbarrel_shift|                                                                           ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                  ; add_sub_altbarrel_shift_aeb       ; work         ;
;                   |add_sub_altbarrel_shift_ltd:lbarrel_shift|                                                                           ; 68 (68)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                  ; add_sub_altbarrel_shift_ltd       ; work         ;
;                   |add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                  ; 21 (8)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                         ; add_sub_altpriority_encoder_e48   ; work         ;
;                      |add_sub_altpriority_encoder_f48:altpriority_encoder22|                                                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                                   ; add_sub_altpriority_encoder_f48   ; work         ;
;                         |add_sub_altpriority_encoder_vh8:altpriority_encoder29|                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_vh8:altpriority_encoder29                                                                                                             ; add_sub_altpriority_encoder_vh8   ; work         ;
;                      |add_sub_altpriority_encoder_fj8:altpriority_encoder21|                                                            ; 11 (5)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                   ; add_sub_altpriority_encoder_fj8   ; work         ;
;                         |add_sub_altpriority_encoder_vh8:altpriority_encoder23|                                                         ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; add_sub_altpriority_encoder_vh8   ; work         ;
;                            |add_sub_altpriority_encoder_qh8:altpriority_encoder25|                                                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; add_sub_altpriority_encoder_qh8   ; work         ;
;                               |add_sub_altpriority_encoder_nh8:altpriority_encoder27|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder27 ; add_sub_altpriority_encoder_nh8   ; work         ;
;                               |add_sub_altpriority_encoder_nh8:altpriority_encoder28|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder28 ; add_sub_altpriority_encoder_nh8   ; work         ;
;                            |add_sub_altpriority_encoder_qh8:altpriority_encoder26|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder26                                                       ; add_sub_altpriority_encoder_qh8   ; work         ;
;                         |add_sub_altpriority_encoder_vh8:altpriority_encoder24|                                                         ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; add_sub_altpriority_encoder_vh8   ; work         ;
;                            |add_sub_altpriority_encoder_qh8:altpriority_encoder25|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder24|add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; add_sub_altpriority_encoder_qh8   ; work         ;
;                   |add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                  ; 19 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                         ; add_sub_altpriority_encoder_qb6   ; work         ;
;                      |add_sub_altpriority_encoder_r08:altpriority_encoder7|                                                             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                    ; add_sub_altpriority_encoder_r08   ; work         ;
;                         |add_sub_altpriority_encoder_be8:altpriority_encoder10|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                              ; add_sub_altpriority_encoder_be8   ; work         ;
;                            |add_sub_altpriority_encoder_6e8:altpriority_encoder12|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8   ; work         ;
;                      |add_sub_altpriority_encoder_rf8:altpriority_encoder8|                                                             ; 4 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                    ; add_sub_altpriority_encoder_rf8   ; work         ;
;                         |add_sub_altpriority_encoder_be8:altpriority_encoder19|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                              ; add_sub_altpriority_encoder_be8   ; work         ;
;                            |add_sub_altpriority_encoder_6e8:altpriority_encoder12|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder19|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8   ; work         ;
;                         |add_sub_altpriority_encoder_be8:altpriority_encoder20|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                              ; add_sub_altpriority_encoder_be8   ; work         ;
;                            |add_sub_altpriority_encoder_6e8:altpriority_encoder12|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder20|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8   ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_soe:auto_generated|                                                                                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                            ; add_sub_soe                       ; work         ;
;                   |lpm_add_sub:add_sub2|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_soe:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                            ; add_sub_soe                       ; work         ;
;                   |lpm_add_sub:add_sub3|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_poe:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                            ; add_sub_poe                       ; work         ;
;                   |lpm_add_sub:add_sub4|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_rne:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                            ; add_sub_rne                       ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                                                ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_pdi:auto_generated|                                                                                       ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                            ; add_sub_pdi                       ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                                                ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_rne:auto_generated|                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                            ; add_sub_rne                       ; work         ;
;                   |lpm_add_sub:man_2comp_res_lower|                                                                                     ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;                      |add_sub_p6i:auto_generated|                                                                                       ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                 ; add_sub_p6i                       ; work         ;
;                   |lpm_add_sub:man_2comp_res_upper0|                                                                                    ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_2comp_res_upper1|                                                                                    ; 14 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_add_sub_lower|                                                                                       ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                      |add_sub_p6i:auto_generated|                                                                                       ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                   ; add_sub_p6i                       ; work         ;
;                   |lpm_add_sub:man_add_sub_upper0|                                                                                      ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                  ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_add_sub_upper1|                                                                                      ; 15 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                  ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                          ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_18f:auto_generated|                                                                                       ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                      ; add_sub_18f                       ; work         ;
;                   |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                         ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_agf:auto_generated|                                                                                       ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                     ; add_sub_agf                       ; work         ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                       ; work         ;
;                      |cmpr_e7g:auto_generated|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                        ; cmpr_e7g                          ; work         ;
;             |c_comp:c_comp1|                                                                                                            ; 46 (0)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1                                                                                                                                                                                                                                                                                                                                        ; c_comp                            ; work         ;
;                |c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|                                                            ; 46 (34)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component                                                                                                                                                                                                                                                                            ; c_comp_altfp_compare_mob          ; work         ;
;                   |lpm_compare:cmpr1|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                          ; work         ;
;                   |lpm_compare:cmpr2|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                          ; work         ;
;                   |lpm_compare:cmpr3|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                          ; work         ;
;             |cvt_s_w:cvt_s_w1|                                                                                                          ; 185 (0)             ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                                                                                                                                                      ; cvt_s_w                           ; work         ;
;                |cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|                                                          ; 185 (25)            ; 210 (146)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component                                                                                                                                                                                                                                                                        ; cvt_s_w_altfp_convert_7qm         ; work         ;
;                   |cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|                                                                        ; 72 (72)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                           ; cvt_s_w_altbarrel_shift_fof       ; work         ;
;                   |cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|                                                                ; 25 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                   ; cvt_s_w_altpriority_encoder_qb6   ; work         ;
;                      |cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|                                                             ; 9 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                              ; cvt_s_w_altpriority_encoder_r08   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|                                                         ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18                                                                                                        ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                  ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17                                                                                                        ; cvt_s_w_altpriority_encoder_bv7   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20                                                  ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                      |cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|                                                            ; 5 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                             ; cvt_s_w_altpriority_encoder_rf8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11                                                                                                       ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|                                                         ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12                                                                                                       ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_npe:auto_generated|                                                                                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated                                                                                                                                                                                                                        ; add_sub_npe                       ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated                                                                                                                                                                                                                        ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7|add_sub_h8f:auto_generated                                                                                                                                                                                                                        ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_boe:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated                                                                                                                                                                                                                        ; add_sub_boe                       ; work         ;
;                   |lpm_compare:cmpr4|                                                                                                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_oeg:auto_generated|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated                                                                                                                                                                                                                              ; cmpr_oeg                          ; work         ;
;             |cvt_s_w:cvt_s_w_u|                                                                                                         ; 178 (0)             ; 217 (0)                   ; 52                ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u                                                                                                                                                                                                                                                                                                                                     ; cvt_s_w                           ; work         ;
;                |cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|                                                          ; 178 (12)            ; 217 (149)                 ; 52                ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component                                                                                                                                                                                                                                                                       ; cvt_s_w_altfp_convert_7qm         ; work         ;
;                   |altshift_taps:sign_int_a_reg3_rtl_0|                                                                                 ; 6 (0)               ; 4 (0)                     ; 52                ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0                                                                                                                                                                                                                                   ; altshift_taps                     ; work         ;
;                      |shift_taps_ruu:auto_generated|                                                                                    ; 6 (4)               ; 4 (2)                     ; 52                ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                                                                                     ; shift_taps_ruu                    ; work         ;
;                         |altsyncram_fr91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 52                ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4                                                                                                                                                                         ; altsyncram_fr91                   ; work         ;
;                         |cntr_phf:cntr1|                                                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                      ; cntr_phf                          ; work         ;
;                   |cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|                                                                        ; 72 (72)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                          ; cvt_s_w_altbarrel_shift_fof       ; work         ;
;                   |cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|                                                                ; 25 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                  ; cvt_s_w_altpriority_encoder_qb6   ; work         ;
;                      |cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|                                                             ; 5 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                             ; cvt_s_w_altpriority_encoder_r08   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|                                                         ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18                                                                                                       ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17                                                                                                       ; cvt_s_w_altpriority_encoder_bv7   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                      |cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|                                                            ; 5 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                            ; cvt_s_w_altpriority_encoder_rf8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11                                                                                                      ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|                                                         ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12                                                                                                      ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_npe:auto_generated|                                                                                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated                                                                                                                                                                                                                       ; add_sub_npe                       ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated                                                                                                                                                                                                                       ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7|add_sub_h8f:auto_generated                                                                                                                                                                                                                       ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_boe:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated                                                                                                                                                                                                                       ; add_sub_boe                       ; work         ;
;                   |lpm_compare:cmpr4|                                                                                                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                     ; lpm_compare                       ; work         ;
;                      |cmpr_oeg:auto_generated|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated                                                                                                                                                                                                                             ; cmpr_oeg                          ; work         ;
;             |cvt_w_s:cvt_w_s1|                                                                                                          ; 245 (0)             ; 241 (0)                   ; 141               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                                                                                                                                                      ; cvt_w_s                           ; work         ;
;                |cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|                                                          ; 245 (57)            ; 241 (149)                 ; 141               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component                                                                                                                                                                                                                                                                        ; cvt_w_s_altfp_convert_e1p         ; work         ;
;                   |altshift_taps:below_lower_limit1_reg1_rtl_0|                                                                         ; 7 (0)               ; 4 (0)                     ; 141               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0                                                                                                                                                                                                                            ; altshift_taps                     ; work         ;
;                      |shift_taps_1vu:auto_generated|                                                                                    ; 7 (2)               ; 4 (2)                     ; 141               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated                                                                                                                                                                                              ; shift_taps_1vu                    ; work         ;
;                         |altsyncram_rr91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 141               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4                                                                                                                                                                  ; altsyncram_rr91                   ; work         ;
;                         |cntr_ohf:cntr1|                                                                                                ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                               ; cntr_ohf                          ; work         ;
;                   |cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|                                                                        ; 104 (104)           ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                           ; cvt_w_s_altbarrel_shift_kof       ; work         ;
;                   |lpm_add_sub:add_sub4|                                                                                                ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_cpe:auto_generated|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4|add_sub_cpe:auto_generated                                                                                                                                                                                                                        ; add_sub_cpe                       ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                                                ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_9oe:auto_generated|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated                                                                                                                                                                                                                        ; add_sub_9oe                       ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_i8f:auto_generated|                                                                                       ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated                                                                                                                                                                                                                        ; add_sub_i8f                       ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                                                ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_k8f:auto_generated|                                                                                       ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated                                                                                                                                                                                                                        ; add_sub_k8f                       ; work         ;
;                   |lpm_add_sub:add_sub9|                                                                                                ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_qpe:auto_generated|                                                                                       ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated                                                                                                                                                                                                                        ; add_sub_qpe                       ; work         ;
;                   |lpm_compare:cmpr1|                                                                                                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                              ; cmpr_rog                          ; work         ;
;                   |lpm_compare:cmpr2|                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_heg:auto_generated|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2|cmpr_heg:auto_generated                                                                                                                                                                                                                              ; cmpr_heg                          ; work         ;
;                   |lpm_compare:cmpr3|                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_oeg:auto_generated|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3|cmpr_oeg:auto_generated                                                                                                                                                                                                                              ; cmpr_oeg                          ; work         ;
;                   |lpm_compare:max_shift_compare|                                                                                       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_ieg:auto_generated|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated                                                                                                                                                                                                                  ; cmpr_ieg                          ; work         ;
;             |div_s:div1|                                                                                                                ; 165 (0)             ; 362 (0)                   ; 4608              ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1                                                                                                                                                                                                                                                                                                                                            ; div_s                             ; work         ;
;                |div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|                                                                      ; 165 (0)             ; 362 (0)                   ; 4608              ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component                                                                                                                                                                                                                                                                                          ; div_s_altfp_div_3rj               ; work         ;
;                   |div_s_altfp_div_pst_b2h:altfp_div_pst1|                                                                              ; 165 (68)            ; 362 (187)                 ; 4608              ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1                                                                                                                                                                                                                                                   ; div_s_altfp_div_pst_b2h           ; work         ;
;                      |altsyncram:altsyncram3|                                                                                           ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                         |altsyncram_p3v:auto_generated|                                                                                 ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated                                                                                                                                                                                              ; altsyncram_p3v                    ; work         ;
;                      |lpm_add_sub:bias_addition|                                                                                        ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                         |add_sub_mhi:auto_generated|                                                                                    ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                              ; add_sub_mhi                       ; work         ;
;                      |lpm_add_sub:exp_sub|                                                                                              ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_3mh:auto_generated|                                                                                    ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                    ; add_sub_3mh                       ; work         ;
;                      |lpm_add_sub:quotient_process|                                                                                     ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                         |add_sub_3bf:auto_generated|                                                                                    ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_3bf:auto_generated                                                                                                                                                                                           ; add_sub_3bf                       ; work         ;
;                      |lpm_compare:cmpr2|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                 ; lpm_compare                       ; work         ;
;                         |cmpr_5gg:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated                                                                                                                                                                                                         ; cmpr_5gg                          ; work         ;
;                      |lpm_mult:a1_prod|                                                                                                 ; 0 (0)               ; 35 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_k5s:auto_generated|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated                                                                                                                                                                                                          ; mult_k5s                          ; work         ;
;                      |lpm_mult:b1_prod|                                                                                                 ; 0 (0)               ; 34 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_i5s:auto_generated|                                                                                       ; 0 (0)               ; 34 (34)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated                                                                                                                                                                                                          ; mult_i5s                          ; work         ;
;                      |lpm_mult:q_partial_0|                                                                                             ; 0 (0)               ; 17 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                         |mult_r5s:auto_generated|                                                                                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated                                                                                                                                                                                                      ; mult_r5s                          ; work         ;
;                      |lpm_mult:q_partial_1|                                                                                             ; 0 (0)               ; 17 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                         |mult_r5s:auto_generated|                                                                                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated                                                                                                                                                                                                      ; mult_r5s                          ; work         ;
;                      |lpm_mult:remainder_mult_0|                                                                                        ; 36 (0)              ; 53 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                         ; lpm_mult                          ; work         ;
;                         |mult_p5s:auto_generated|                                                                                       ; 36 (36)             ; 53 (53)                   ; 0                 ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated                                                                                                                                                                                                 ; mult_p5s                          ; work         ;
;             |mul_s:mul1|                                                                                                                ; 115 (0)             ; 178 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1                                                                                                                                                                                                                                                                                                                                            ; mul_s                             ; work         ;
;                |mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|                                                                    ; 115 (62)            ; 178 (121)                 ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component                                                                                                                                                                                                                                                                                        ; mul_s_altfp_mult_maq              ; work         ;
;                   |lpm_add_sub:exp_add_adder|                                                                                           ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                      |add_sub_a9e:auto_generated|                                                                                       ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                   ; add_sub_a9e                       ; work         ;
;                   |lpm_add_sub:exp_adj_adder|                                                                                           ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                      |add_sub_kka:auto_generated|                                                                                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                   ; add_sub_kka                       ; work         ;
;                   |lpm_add_sub:exp_bias_subtr|                                                                                          ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                      |add_sub_idg:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                  ; add_sub_idg                       ; work         ;
;                   |lpm_add_sub:man_round_adder|                                                                                         ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;                      |add_sub_bmb:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                 ; add_sub_bmb                       ; work         ;
;                   |lpm_mult:man_product2_mult|                                                                                          ; 0 (0)               ; 48 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                      |mult_ncs:auto_generated|                                                                                          ; 0 (0)               ; 48 (48)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                     ; mult_ncs                          ; work         ;
;             |sqrt_s:sqrt1|                                                                                                              ; 455 (0)             ; 447 (0)                   ; 130               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1                                                                                                                                                                                                                                                                                                                                          ; sqrt_s                            ; work         ;
;                |sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|                                                                  ; 455 (44)            ; 447 (83)                  ; 130               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component                                                                                                                                                                                                                                                                                    ; sqrt_s_altfp_sqrt_i9e             ; work         ;
;                   |altshift_taps:exp_ff20c_rtl_0|                                                                                       ; 14 (0)              ; 8 (0)                     ; 130               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_80v:auto_generated|                                                                                    ; 14 (8)              ; 8 (4)                     ; 130               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated                                                                                                                                                                                                                        ; shift_taps_80v                    ; work         ;
;                         |altsyncram_du91:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 130               ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5                                                                                                                                                                                            ; altsyncram_du91                   ; work         ;
;                         |cntr_bjf:cntr1|                                                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                         ; cntr_bjf                          ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                      |add_sub_ged:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1|add_sub_ged:auto_generated                                                                                                                                                                                                                                    ; add_sub_ged                       ; work         ;
;                   |lpm_add_sub:add_sub3|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                      |add_sub_5gd:auto_generated|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3|add_sub_5gd:auto_generated                                                                                                                                                                                                                                    ; add_sub_5gd                       ; work         ;
;                   |sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|                                                                           ; 365 (33)            ; 356 (356)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2                                                                                                                                                                                                                                          ; sqrt_s_alt_sqrt_block_ocb         ; work         ;
;                      |lpm_add_sub:add_sub10|                                                                                            ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_ged:auto_generated|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated                                                                                                                                                                                         ; add_sub_ged                       ; work         ;
;                      |lpm_add_sub:add_sub11|                                                                                            ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_ofd:auto_generated|                                                                                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated                                                                                                                                                                                         ; add_sub_ofd                       ; work         ;
;                      |lpm_add_sub:add_sub12|                                                                                            ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_pfd:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated                                                                                                                                                                                         ; add_sub_pfd                       ; work         ;
;                      |lpm_add_sub:add_sub13|                                                                                            ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_qfd:auto_generated|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated                                                                                                                                                                                         ; add_sub_qfd                       ; work         ;
;                      |lpm_add_sub:add_sub14|                                                                                            ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_rfd:auto_generated|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated                                                                                                                                                                                         ; add_sub_rfd                       ; work         ;
;                      |lpm_add_sub:add_sub15|                                                                                            ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_sfd:auto_generated|                                                                                    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                       ; work         ;
;                      |lpm_add_sub:add_sub16|                                                                                            ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_sfd:auto_generated|                                                                                    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                       ; work         ;
;                      |lpm_add_sub:add_sub17|                                                                                            ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_rfd:auto_generated|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_rfd:auto_generated                                                                                                                                                                                         ; add_sub_rfd                       ; work         ;
;                      |lpm_add_sub:add_sub18|                                                                                            ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_sfd:auto_generated|                                                                                    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                       ; work         ;
;                      |lpm_add_sub:add_sub19|                                                                                            ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_tfd:auto_generated|                                                                                    ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated                                                                                                                                                                                         ; add_sub_tfd                       ; work         ;
;                      |lpm_add_sub:add_sub20|                                                                                            ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_ufd:auto_generated|                                                                                    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated                                                                                                                                                                                         ; add_sub_ufd                       ; work         ;
;                      |lpm_add_sub:add_sub21|                                                                                            ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_vfd:auto_generated|                                                                                    ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated                                                                                                                                                                                         ; add_sub_vfd                       ; work         ;
;                      |lpm_add_sub:add_sub22|                                                                                            ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_0gd:auto_generated|                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated                                                                                                                                                                                         ; add_sub_0gd                       ; work         ;
;                      |lpm_add_sub:add_sub23|                                                                                            ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_1gd:auto_generated|                                                                                    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated                                                                                                                                                                                         ; add_sub_1gd                       ; work         ;
;                      |lpm_add_sub:add_sub24|                                                                                            ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_2gd:auto_generated|                                                                                    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated                                                                                                                                                                                         ; add_sub_2gd                       ; work         ;
;                      |lpm_add_sub:add_sub25|                                                                                            ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_3gd:auto_generated|                                                                                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated                                                                                                                                                                                         ; add_sub_3gd                       ; work         ;
;                      |lpm_add_sub:add_sub26|                                                                                            ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_4gd:auto_generated|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated                                                                                                                                                                                         ; add_sub_4gd                       ; work         ;
;                      |lpm_add_sub:add_sub27|                                                                                            ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_5gd:auto_generated|                                                                                    ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated                                                                                                                                                                                         ; add_sub_5gd                       ; work         ;
;                      |lpm_add_sub:add_sub28|                                                                                            ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_6gd:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated                                                                                                                                                                                         ; add_sub_6gd                       ; work         ;
;                      |lpm_add_sub:add_sub5|                                                                                             ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_bed:auto_generated|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated                                                                                                                                                                                          ; add_sub_bed                       ; work         ;
;                      |lpm_add_sub:add_sub6|                                                                                             ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_ced:auto_generated|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated                                                                                                                                                                                          ; add_sub_ced                       ; work         ;
;                      |lpm_add_sub:add_sub7|                                                                                             ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_ded:auto_generated|                                                                                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated                                                                                                                                                                                          ; add_sub_ded                       ; work         ;
;                      |lpm_add_sub:add_sub8|                                                                                             ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_eed:auto_generated|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated                                                                                                                                                                                          ; add_sub_eed                       ; work         ;
;                      |lpm_add_sub:add_sub9|                                                                                             ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_fed:auto_generated|                                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated                                                                                                                                                                                          ; add_sub_fed                       ; work         ;
;          |FPRegisters:REGISTERS1|                                                                                                       ; 736 (736)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1                                                                                                                                                                                                                                                                                                                                             ; FPRegisters                       ; work         ;
;          |ImmGen:IMMGEN0|                                                                                                               ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0                                                                                                                                                                                                                                                                                                                                                     ; ImmGen                            ; work         ;
;          |MemLoad:MEMLOAD0|                                                                                                             ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0                                                                                                                                                                                                                                                                                                                                                   ; MemLoad                           ; work         ;
;          |MemStore:MEMSTORE0|                                                                                                           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0                                                                                                                                                                                                                                                                                                                                                 ; MemStore                          ; work         ;
;          |Registers:REGISTERS0|                                                                                                         ; 797 (797)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0                                                                                                                                                                                                                                                                                                                                               ; Registers                         ; work         ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 157 (36)            ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                                                                                       ; CodeMemory_Interface              ; work         ;
;       |UserCodeBlock:MB0|                                                                                                               ; 121 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                                                                                     ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 121 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_sft1:auto_generated|                                                                                            ; 121 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_sft1                   ; work         ;
;                |altsyncram_oqj2:altsyncram1|                                                                                            ; 36 (0)              ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1                                                                                                                                                                                                                                                          ; altsyncram_oqj2                   ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5                                                                                                                                                                                                                                       ; decode_5la                        ; work         ;
;                   |decode_5la:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a                                                                                                                                                                                                                                 ; decode_5la                        ; work         ;
;                   |mux_2hb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6                                                                                                                                                                                                                                             ; mux_2hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 85 (65)             ; 70 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 20 (20)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 167 (24)            ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                                                                                       ; DataMemory_Interface              ; work         ;
;       |UserDataBlock:MB0|                                                                                                               ; 143 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                                                                                     ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 143 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_cas1:auto_generated|                                                                                            ; 143 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_cas1                   ; work         ;
;                |altsyncram_npj2:altsyncram1|                                                                                            ; 54 (2)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1                                                                                                                                                                                                                                                          ; altsyncram_npj2                   ; work         ;
;                   |decode_11a:rden_decode_b|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b                                                                                                                                                                                                                                 ; decode_11a                        ; work         ;
;                   |decode_8la:decode4|                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4                                                                                                                                                                                                                                       ; decode_8la                        ; work         ;
;                   |decode_8la:decode5|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5                                                                                                                                                                                                                                       ; decode_8la                        ; work         ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                                                                                 ; decode_8la                        ; work         ;
;                   |mux_5hb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6                                                                                                                                                                                                                                             ; mux_5hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 89 (68)             ; 71 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |Display7_Interface:Display70|                                                                                                       ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                                                                                       ; Display7_Interface                ; work         ;
;       |Decoder7:Dec0|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec1|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec2|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec3|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec4|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec5|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 34 (33)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                                                                               ; LFSR_interface                    ; work         ;
;       |LFSR_word:lfsr|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                                                                                ; LFSR_word                         ; work         ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 67 (46)             ; 50 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                                                                                     ; STOPWATCH_Interface               ; work         ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                                                                                       ; Stopwatch_divider_clk             ; work         ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 911 (101)           ; 494 (0)                   ; 18353             ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                                                                               ; Sintetizador_Interface            ; work         ;
;       |Sintetizador:S1|                                                                                                                 ; 384 (0)             ; 127 (16)                  ; 18353             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                                                                               ; Sintetizador                      ; work         ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 384 (0)             ; 111 (39)                  ; 18353             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                                                                                   ; PolyphonicSynthesizer             ; work         ;
;             |ChannelBank:channelBank|                                                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                                                                           ; ChannelBank                       ; work         ;
;             |Mixer:mixer|                                                                                                               ; 17 (17)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                                                                                       ; Mixer                             ; work         ;
;             |NoteController:noteController|                                                                                             ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                                                                                     ; NoteController                    ; work         ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                                                                                 ; NoteInfoDatabase                  ; work         ;
;                |NoteTable:noteTable|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                                                                             ; NoteTable                         ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                                                                              ; altsyncram_ehf1                   ; work         ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 347 (34)            ; 25 (0)                    ; 16305             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                                                                               ; SampleSynthesizer                 ; work         ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 166 (166)           ; 0 (0)                     ; 0                 ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                                                                                   ; DigitalFilter                     ; work         ;
;                |Envelope:envelope|                                                                                                      ; 73 (65)             ; 18 (12)                   ; 672               ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                                                                             ; Envelope                          ; work         ;
;                   |altshift_taps:oDATA.instant_rtl_0|                                                                                   ; 8 (0)               ; 6 (0)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0                                                                                                                                                                                                                           ; altshift_taps                     ; work         ;
;                      |shift_taps_7vu:auto_generated|                                                                                    ; 8 (5)               ; 6 (3)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated                                                                                                                                                                                             ; shift_taps_7vu                    ; work         ;
;                         |altsyncram_9s91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4                                                                                                                                                                 ; altsyncram_9s91                   ; work         ;
;                         |cntr_uhf:cntr1|                                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|cntr_uhf:cntr1                                                                                                                                                                              ; cntr_uhf                          ; work         ;
;                |Oscillator:oscillator|                                                                                                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                                                                         ; Oscillator                        ; work         ;
;                |SineCalculator:sineCalculator|                                                                                          ; 26 (26)             ; 1 (1)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                                                                                 ; SineCalculator                    ; work         ;
;                   |SineTable:sineTable|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                                                                             ; SineTable                         ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                                                                              ; altsyncram_agf1                   ; work         ;
;                |altshift_taps:oDATA.sample_rtl_0|                                                                                       ; 14 (0)              ; 6 (0)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                                                                                                                                                                                                                                              ; altshift_taps                     ; work         ;
;                   |shift_taps_6vu:auto_generated|                                                                                       ; 14 (7)              ; 6 (3)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated                                                                                                                                                                                                                ; shift_taps_6vu                    ; work         ;
;                      |altsyncram_7s91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5                                                                                                                                                                                    ; altsyncram_7s91                   ; work         ;
;                      |cntr_thf:cntr1|                                                                                                   ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1                                                                                                                                                                                                 ; cntr_thf                          ; work         ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 426 (426)           ; 367 (367)                 ; 0                 ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                                                                                      ; SyscallSynthControl               ; work         ;
;    |TecladoPS2_Interface:TecladoPS20|                                                                                                   ; 346 (163)           ; 232 (68)                  ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20                                                                                                                                                                                                                                                                                                                                                                   ; TecladoPS2_Interface              ; work         ;
;       |keyboard:kbd|                                                                                                                    ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd                                                                                                                                                                                                                                                                                                                                                      ; keyboard                          ; work         ;
;       |keyscan:keys1|                                                                                                                   ; 161 (161)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1                                                                                                                                                                                                                                                                                                                                                     ; keyscan                           ; work         ;
;       |oneshot:pulser|                                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser                                                                                                                                                                                                                                                                                                                                                    ; oneshot                           ; work         ;
;       |scan2ascii:s2a|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a                                                                                                                                                                                                                                                                                                                                                    ; scan2ascii                        ; work         ;
;          |altsyncram:Mux10_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_u761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_u761                   ; work         ;
;          |altsyncram:Mux11_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_v761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_v761                   ; work         ;
;          |altsyncram:Mux12_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_0861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_0861                   ; work         ;
;          |altsyncram:Mux13_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_1861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_1861                   ; work         ;
;          |altsyncram:Mux14_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_2861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_2861                   ; work         ;
;          |altsyncram:Mux15_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_3861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_3861                   ; work         ;
;          |altsyncram:Mux8_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_s761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_s761                   ; work         ;
;          |altsyncram:Mux9_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_t761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_t761                   ; work         ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 882 (29)            ; 34 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                                                                                 ; VGA_Interface                     ; work         ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 853 (70)            ; 34 (26)                   ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                                                                                 ; VgaAdapter                        ; work         ;
;          |MemoryVGA:memVGA0|                                                                                                            ; 39 (0)              ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                                                                                                                                               ; MemoryVGA                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 39 (0)              ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_noo2:auto_generated|                                                                                         ; 39 (0)              ; 8 (8)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_noo2                   ; work         ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                                                                                       ; decode_01a                        ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                                                                                       ; decode_01a                        ; work         ;
;                   |decode_7la:decode3|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3                                                                                                                                                                                                                                                             ; decode_7la                        ; work         ;
;                   |mux_4hb:mux5|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux5                                                                                                                                                                                                                                                                   ; mux_4hb                           ; work         ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 744 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                                                                             ; RegDisplay                        ; work         ;
;             |HexFont:HexF0|                                                                                                             ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                                                                               ; HexFont                           ; work         ;
;          |VgaPll:xx|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                                                                                       ; VgaPll                            ; VgaPll       ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                                                                               ; VgaPll_0002                       ; VgaPll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 132 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (83)            ; 125 (96)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 4            ; 13           ; 4            ; 13           ; 52      ; None                     ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 3            ; 47           ; 3            ; 47           ; 141     ; None                     ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608    ; div_s.hex                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 13           ; 10           ; 13           ; 10           ; 130     ; None                     ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; de1_text.mif             ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; de1_data.mif             ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 128          ; 16           ; --           ; --           ; 2048    ; ./Sintetizador/notes.mif ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 8            ; 84           ; 8            ; 84           ; 672     ; None                     ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384   ; ./Sintetizador/sine.mif  ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 7            ; 39           ; 7            ; 39           ; 273     ; None                     ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE2.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE3.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE4.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE5.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE6.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE7.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE0.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE1.rtl.mif    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; True Dual Port   ; 19200        ; 32           ; 19200        ; 32           ; 614400  ; ./VGA/gba.mif            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 2           ;
; Two Independent 18x18             ; 16          ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 3           ;
; Independent 27x27                 ; 5           ;
; Total number of DSP blocks        ; 28          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 27          ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File                 ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Altera ; altera_pll    ; 18.0    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v                ;
; Altera ; ALTFP_ABS     ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|abs_s:abs1                                                                                                                                                                                                             ; FP_Arithmetic/abs_s/abs_s.v     ;
; Altera ; ALTFP_ADD_SUB ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1                                                                                                                                                                                                           ; FP_Arithmetic/add_sub/add_sub.v ;
; Altera ; ALTFP_COMPARE ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1                                                                                                                                                                                                         ; FP_Arithmetic/c_comp/c_comp.v   ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                       ; FP_Arithmetic/cvt_s_w/cvt_s_w.v ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u                                                                                                                                                                                                      ; FP_Arithmetic/cvt_s_w/cvt_s_w.v ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                       ; FP_Arithmetic/cvt_w_s/cvt_w_s.v ;
; Altera ; ALTFP_DIV     ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1                                                                                                                                                                                                             ; FP_Arithmetic/div_s/div_s.v     ;
; Altera ; ALTFP_MULT    ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1                                                                                                                                                                                                             ; FP_Arithmetic/mul_s/mul_s.v     ;
; Altera ; ALTFP_SQRT    ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1                                                                                                                                                                                                           ; FP_Arithmetic/sqrt_s/sqrt_s.v   ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v         ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v         ;
; Altera ; RAM: 2-PORT   ; 18.0    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                ; VGA/MemoryVGA.v                 ;
; Altera ; altera_pll    ; 18.0    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                        ; VGA/VgaPll.v                    ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                 ;
; Altera ; LPM_CONSTANT  ; 18.0    ; N/A          ; N/A          ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                 ; Tempo/breaker.v                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                     ;                                 ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001             ;
+----------------+----------------+----------------+----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[16..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; AudioCODEC_Interface:Audio0|waudio_inR[16..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|dir_pipe[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|dir_pipe[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[31]                                 ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|dir_pipe[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[31]                                  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[23]                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[23]                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sbit_piper1d[31..53]                              ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|noise[0..14]                                                                    ; Lost fanout                                                                                                                                                                        ;
; AudioCODEC_Interface:Audio0|Ctrl2[8..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; AudioCODEC_Interface:Audio0|waudio_outL[16..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; AudioCODEC_Interface:Audio0|waudio_outR[16..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][17] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][16] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][15] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][14] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][13] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][12] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][11] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][10] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][9]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][8]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][7]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][6]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][5]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][4]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][3]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][2]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][1]  ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_k_dffe_0[16]                                                     ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_j_dffe[16]                                                       ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_k_dffe_0[15]                                                     ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_j_dffe[15]                                                       ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[49]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[49]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[48]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[48]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[47]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[47]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[46]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[46]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[45]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[45]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[44]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[44]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[43]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[43]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[42]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[42]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[41]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[41]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[40]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[40]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[39]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[39]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[38]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[38]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[37]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[37]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[36]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[36]                                                    ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][18] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][19] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][20] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][21] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][22] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][23] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][24] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][25] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][26] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][27] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][28] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][29] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][30] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][31] ; Lost fanout                                                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][32] ; Lost fanout                                                                                                                                                                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|OUT.state                                                                                               ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                                     ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_sign_dffe1                                                                                   ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[31]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sign_node_ff0[0]                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[31]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg1                                                                                ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[31]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[7]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[30]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[6]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[29]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[5]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[28]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[4]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[27]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[3]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[26]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[2]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[25]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[1]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[24]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_in_ff[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[23]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[22]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[22]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[22]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[22]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[22]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[22]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[21]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[21]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[21]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[21]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[21]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[21]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[20]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[20]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[20]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[20]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[20]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[20]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[19]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[19]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[19]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[19]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[19]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[19]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[18]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[18]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[18]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[18]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[18]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[18]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[17]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[17]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[17]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[17]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[17]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[17]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[16]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[16]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[16]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[16]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[16]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[16]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[15]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[15]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[15]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[15]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[15]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[15]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[14]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[14]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[14]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[14]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[14]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[14]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[13]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[13]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[13]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[13]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[13]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[13]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[12]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[12]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[12]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[12]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[12]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[12]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[11]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[11]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[11]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[11]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[11]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[11]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[10]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[10]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[10]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[10]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[10]                                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[10]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[9]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[9]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[9]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[9]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[9]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[9]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[8]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[8]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[8]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[8]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[8]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[8]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[7]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[7]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[7]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[7]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[7]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[7]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[6]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[6]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[6]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[6]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[6]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[6]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[5]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[5]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[5]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[5]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[5]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[5]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[4]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[4]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[4]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[4]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[4]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[4]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[3]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[3]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[3]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[3]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[3]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[3]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[2]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[2]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[2]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[2]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[2]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[2]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[1]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[1]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[1]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[1]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[1]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[1]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[0]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[0]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_a_dffe1_dffe1[0]                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[0]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|man_in_ff[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[0]                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|man_or2_reg1                                                                                   ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|int_or1_reg1                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|man_or1_reg1                                                                                   ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|int_or2_reg1                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|need_complement_dffe2                                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg1                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sign_node_ff1[0]                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg1                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg2                                                                                ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg1                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sign_node_ff2[0]                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg2                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3                                                                                ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg2                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sign_node_ff3[0]                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg3                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg4                                                                                ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg3                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sign_node_ff4[0]                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg4                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg5                                                                                ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg4                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sign_node_ff5[0]                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|result_reg[31]                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[12]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[14]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff9c[16]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff7c[18]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff5c[20]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff23c[22]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff1c[0]    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff3c[22]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff1c[24]                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff23c[0]   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff21c[20]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff3c[0]    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff19c[18]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff5c[0]    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[16]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff7c[0]    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[14]                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[0]    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[16]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[15]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[14]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[13]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[12]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[11]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[10]                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[9]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[8]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[7]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[6]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[5]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[4]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[3]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[2]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[1]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_0[0]                                                              ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[22]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[22] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[21]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[21] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[20]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[20] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[19]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[19] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[18]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[18] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[17]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[17] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[16]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[16] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[15]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[15] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[14]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[14] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[13]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[13] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[12]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[12] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[11]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[11] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[10]                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[10] ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[9]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[9]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[8]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[8]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[7]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[7]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[6]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[6]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[5]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[5]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[4]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[4]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[3]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[3]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[2]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[2]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[1]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[1]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|datab_input_reg[0]                                          ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[0]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p[0]                                                                                                 ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lsb_dffe                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_adj_dffe21[0]                                                                                  ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_adj_dffe21[1]                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|sign_node_ff4[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_4      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|zero_exp_ff2[0]                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_or_reg4                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|sign_node_ff3[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_3      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|zero_exp_ff1[0]                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_or_reg3                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|man_or_reg3                                                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|int_or_reg3                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|sign_node_ff2[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_2      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                                                                                                   ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                                                  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|zero_exp_ff0[0]                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_or_reg2                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|man_or_reg2                                                                                    ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|int_or_reg2                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|sign_node_ff1[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_1      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                                                                                              ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_not_zero_ff                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_or_reg1                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_all_one_ff                                                                                             ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_and_reg1                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|sign_node_ff0[0]                                                                                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_0      ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[7]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[7]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[6]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[6]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[5]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[5]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[4]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[4]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[3]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[3]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[2]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[2]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[1]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[1]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[0]                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0]               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[0]                                                                  ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0]               ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~28                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                                                                                            ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                                                                                            ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~0                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~7                                                                                                                                                                            ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~11                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~15                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~19                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~23                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~27                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                                                                                           ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                        ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[0]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_pre_round_reg[0]                                                                      ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|add_1_adder1_reg[0]                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_pre_round_reg[12]                                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|add_1_adder2_reg[0]                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|BCK_DIV[3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                             ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][31]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][4]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][0]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][3]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][2]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][20]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][22]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][21]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][23]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][1]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][16]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][18]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][17]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][19]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][30]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][29]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][28]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][24]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][26]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][25]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][27]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][6]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][5]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][7]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][8]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][10]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][9]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][11]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][12]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][14]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][13]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][15]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                        ;
; Total Number of Removed Registers = 445                                                                                                                                                                                    ;                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[23]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][31],                                                                                                                     ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][23],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][30],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][29],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][28],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][24],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][26],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][25],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][27],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][7],                                                                                                                      ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][8],                                                                                                                      ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][10],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][9],                                                                                                                      ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][11],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][12],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][14],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][13],                                                                                                                     ;
;                                                                                                                                                                                       ;                           ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][15]                                                                                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inL[16]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][0],                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][16]                                                                                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inL[17]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][1],                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][17]                                                                                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inL[18]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][2],                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][18]                                                                                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inL[19]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][3],                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][19]                                                                                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inL[20]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][4],                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][20]                                                                                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inL[21]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][21],                                                                                                                     ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][5]                                                                                                                       ;
; AudioCODEC_Interface:Audio0|waudio_inL[22]                                                                                                                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][22],                                                                                                                     ;
;                                                                                                                                                                                       ; due to stuck port data_in ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][6]                                                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|dir_pipe[0] ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[31] ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|dir_pipe[0]  ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[31]  ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[23]                                                                                                                            ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[19]                                                                                                                            ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[17]                                                                                                                            ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16]                                                                                                                            ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                                                                                                                      ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_k_dffe_0[16]                ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_j_dffe[16]                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_k_dffe_0[15]                ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_j_dffe[15]                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[49]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[49]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[48]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[48]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[47]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[47]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[46]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[46]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[45]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[45]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[44]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[44]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[43]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[43]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[42]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[42]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[41]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[41]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[40]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[40]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[39]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[39]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[38]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[38]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[37]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[37]                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_1[36]               ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|remainder_j_dffe_0[36]                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5564  ;
; Number of registers using Synchronous Clear  ; 336   ;
; Number of registers using Synchronous Load   ; 581   ;
; Number of registers using Asynchronous Clear ; 2490  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2899  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:CPU0|Datapath_UNI:Processor|PC[22]                                                                                                                                                                                                                                                                                          ; 7       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][4]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][3]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][2]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][17]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][28]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][6]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][5]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][7]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][8]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][9]                                                                                                                                                                                                                                                            ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][11]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][12]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][14]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][13]                                                                                                                                                                                                                                                           ; 4       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][15]                                                                                                                                                                                                                                                           ; 4       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                             ; 2       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                    ; 17      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                    ; 18      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                    ; 24      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                    ; 20      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                    ; 19      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                    ; 24      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                              ; 5       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                              ; 2       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working                                                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                             ; Megafunction                                                                                                                                               ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~1                                                                                                                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~2                                                                                                                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~5                                                                                                                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~6                                                                                                                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~9                                                                                                                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~10                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~13                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~14                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~17                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~18                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~21                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~22                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~25                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~26                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~29                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~30                                                                                                                          ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0                                                                                                ; ROM        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff212c[0..7]                                          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff211c[0..7]                                          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff210c[0..7]                                          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff29c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff28c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff27c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff26c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff25c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff24c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff23c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff22c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff21c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c[0..7]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff12[0]                                          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff11[0]                                          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff10[0]                                          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff9[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff8[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff7[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff6[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff5[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff4[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff3[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff2[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff1[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|infinity_ff0[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff12[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff11[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff10[0]                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff9[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff8[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff7[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff6[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff5[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff4[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff3[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff2[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff1[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|nan_man_ff0[0]                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[8,9]                                                     ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[8,9]                 ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z2[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z2[0..31]          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z1[0..31]                                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z1[0..31]          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].oscillator.accumulator[0..16]                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator[0..16]       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].state                                                                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.state                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].sample[0..15]                                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].sample[0..15]                                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].sample[0..15]                                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].sample[0..15]                                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].sample[0..15]                                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].sample[0..15]                                                             ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample[0..15]                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[0..7]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[0..7]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[0..7]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[0..7]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[0..7]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[0..7]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[0..7]                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.start[0..7]                                                      ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.start[0..7]                                                      ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.start[0..7]                                                      ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.start[0..7]                                                      ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.start[0..7]                                                      ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.start[0..7]                                                      ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.start[0..7]                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[0..6]                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[0..6]                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[0..6]                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[0..6]                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[0..6]                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[0..6]                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[0..6]                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|result_reg[31]                               ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg5                              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg4                              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3                              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff7c[5..8]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff5c[5..8]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff3c[5..8]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff1c[5..8]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_result_dffe_3[0..7]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_result_dffe_2[0..7]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_result_dffe_1[0..7]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_result_dffe_0[0..7]  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0         ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg3                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg2                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit2_reg3                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit2_reg2                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit2_reg1                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|equal_upper_limit_reg3                        ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|equal_upper_limit_reg2                        ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|equal_upper_limit_reg1                        ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exceed_upper_limit_reg3                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exceed_upper_limit_reg2                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exceed_upper_limit_reg1                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_and_reg4                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_and_reg3                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_and_reg2                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|exponent_bus_pre_reg[0..7]                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|exponent_bus_pre_reg2[0..7]                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|exponent_bus_pre_reg3[0..7]                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|exponent_bus_pre_reg[0..7]                    ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|exponent_bus_pre_reg2[0..7]                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|exponent_bus_pre_reg3[0..7]                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff5c[9..12] ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff3c[9..12] ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff1c[9..12] ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|a_is_infinity_dffe_4     ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|a_is_infinity_dffe_3     ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|a_is_infinity_dffe_2     ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|a_zero_b_not_dffe_4      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|a_zero_b_not_dffe_3      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|a_zero_b_not_dffe_2      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b_is_infinity_dffe_4     ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b_is_infinity_dffe_3     ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b_is_infinity_dffe_2     ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|divbyzero_pipe_dffe_4    ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|divbyzero_pipe_dffe_3    ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|divbyzero_pipe_dffe_2    ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|nan_pipe_dffe_4          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|nan_pipe_dffe_3          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|nan_pipe_dffe_2          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|overflow_dffe_2          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|overflow_dffe_1          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|overflow_dffe_0          ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|underflow_dffe_2         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|underflow_dffe_1         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|underflow_dffe_0         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_is_infinity_ff1                                         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_is_infinity_dffe_1                                      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_is_infinity_dffe_0                                      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_is_nan_ff1                                              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_is_nan_dffe_1                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_is_nan_dffe_0                                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_not_zero_ff1                                            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_not_zero_dffe_1                                         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|input_not_zero_dffe_0                                         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_res_dffe21[0..7]                              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_res_dffe2[0..7]                               ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1[0..7]                              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_res_is_not_zero_dffe4                         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_res_is_not_zero_dffe3                         ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_res_is_not_zero_dffe31                        ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|round_bit_dffe3                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|round_bit_dffe31                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|round_bit_dffe21                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sign_res_dffe4                                    ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sign_res_dffe3                                    ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sign_dffe31                                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sticky_bit_dffe3                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sticky_bit_dffe31                                 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sticky_bit_dffe21                                 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0  ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[4]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[0]                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[16]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[13]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux5|result_node[0]                                                                                                                                                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[18]                                                                                                                                                                                                                                                                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux14                                                                                                                                                                                                                                                                                               ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux33                                                                                                                                                                                                                                                                                               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[4]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux5|result_node[12]                                                                                                                                                                                                         ;
; 12:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|Mux3                                                                                                                                                                                                                                                                                                                  ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|mRegDisp[0]                                                                                                                                                                                                                                                                                                              ;
; 512:1              ; 4 bits    ; 1364 LEs      ; 1364 LEs             ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|PC[9]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Selector23                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector6                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Selector12                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|oData[21]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Mux65                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Selector12                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0|Mux18                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Mux11                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0|Mux31                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Mux2                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Mux1                                                                                                                                                                                                                                                                                                  ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0|Mux37                                                                                                                                                                                                                                                                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|Mux19                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector5                                                                                                                                                                                                                                                                                                 ;
; 34:1               ; 31 bits   ; 682 LEs       ; 279 LEs              ; 403 LEs                ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|Mux28                                                                                                                                                                                                                                                                                                       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector20                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector11                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][24]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][17]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][31]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][17]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][22]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][8]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][25]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][9]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][28]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][23]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][5]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][31]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][28]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][12]                                                                                                                                                                                                                                                                             ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftRight0                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftRight1                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[9]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[7]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[1]                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |TopDE|TecladoPS2_Interface:TecladoPS20|wReadData[17]                                                                                                                                                                                                                                                                                                           ;
; 37:1               ; 5 bits    ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux27                                                                                                                                                                                                                                                                                                           ;
; 38:1               ; 8 bits    ; 200 LEs       ; 144 LEs              ; 56 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux9                                                                                                                                                                                                                                                                                                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux22                                                                                                                                                                                                                                                                                                           ;
; 37:1               ; 3 bits    ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux17                                                                                                                                                                                                                                                                                                           ;
; 40:1               ; 3 bits    ; 78 LEs        ; 60 LEs               ; 18 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux29                                                                                                                                                                                                                                                                                                           ;
; 40:1               ; 2 bits    ; 52 LEs        ; 38 LEs               ; 14 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux6                                                                                                                                                                                                                                                                                                            ;
; 41:1               ; 3 bits    ; 81 LEs        ; 60 LEs               ; 21 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux1                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mux1                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA                                                                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6|l2_w4_n0_mux_dataout                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|smux_w[57]                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_res_dffe4[22]                                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|sbit_piper1d[21]                                                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|sbit_piper1d[23]                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|smux_w[40]                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|smux_w[89]                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|smux_w[93]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|smux_w[78]                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|smux_w[76]                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[16]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_tmp_output[30]                                                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift|smux_w[47]                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift|smux_w[92]                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift|smux_w[89]                                                                                                                                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift|result[0]                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift|result[2]                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sbit_piper2d[37]                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|result_reg[16]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[18]                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[24]                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|smux_w[245]                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|result_reg[13]                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[19]                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[30]                                                                                                                                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[5]                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                                                                                                ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|smux_w[58]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_w2[25]                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[18]                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 18.461538 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_soe ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_soe ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_poe ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_pdi ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                       ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_p6i ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_p6i ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                  ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_18f ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_agf ; Untyped                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                        ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED    ; Untyped                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                     ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                          ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER         ; cmpr_e7g  ; Untyped                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                              ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_a9e ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_kka ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                      ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_idg ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                       ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_bmb ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                   ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                         ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                         ;
; LPM_WIDTHB                                     ; 24        ; Signed Integer                                                                                                         ;
; LPM_WIDTHP                                     ; 48        ; Signed Integer                                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                ;
; LPM_PIPELINE                                   ; 2         ; Signed Integer                                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                                 ; mult_ncs  ; Untyped                                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; div_s.hex            ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_p3v       ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_mhi ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                    ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_3mh ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_3bf ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:remainder_sub_0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 50          ; Signed Integer                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_b1f ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                     ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2 ;
+------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                       ;
+------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 23        ; Signed Integer                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                    ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                         ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cmpr_5gg  ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                             ;
+------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                              ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 25        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 10        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 35        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_k5s  ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                           ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                              ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 10        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 34        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_i5s  ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                           ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0 ;
+------------------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                  ;
+------------------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTHA                                     ; 17        ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHB                                     ; 17        ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHP                                     ; 34        ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_r5s  ; Untyped                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                               ;
+------------------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1 ;
+------------------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                  ;
+------------------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTHA                                     ; 17        ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHB                                     ; 17        ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHP                                     ; 34        ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_r5s  ; Untyped                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                               ;
+------------------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                       ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                             ;
; LPM_WIDTHA                                     ; 34        ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHB                                     ; 17        ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHP                                     ; 51        ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                             ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                    ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_p5s  ; Untyped                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                    ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_ged ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_ofd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 11          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_pfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_qfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_rfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_rfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_tfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_ufd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_vfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_0gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_1gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 20          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_2gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_3gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_4gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_5gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_6gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_aed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_bed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_ced ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_ded ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_eed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_fed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_ged ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_5gd ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 7         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_qog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_npe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_boe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_npe ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_boe ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4 ;
+------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                   ;
+------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_9oe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_i8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_k8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_qpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_heg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                              ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_ieg  ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cas1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_sft1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0 ;
+--------------------+-------------+----------------------------------------------+
; Parameter Name     ; Value       ; Type                                         ;
+--------------------+-------------+----------------------------------------------+
; BACKGROUND_IMAGE   ; display.mif ; String                                       ;
; C_VERT_NUM_PIXELS  ; 0111100000  ; Unsigned Binary                              ;
; C_VERT_SYNC_START  ; 0111101101  ; Unsigned Binary                              ;
; C_VERT_SYNC_END    ; 0111101110  ; Unsigned Binary                              ;
; C_VERT_TOTAL_COUNT ; 1000001101  ; Unsigned Binary                              ;
; C_HORZ_NUM_PIXELS  ; 1010000000  ; Unsigned Binary                              ;
; C_HORZ_SYNC_START  ; 1010010011  ; Unsigned Binary                              ;
; C_HORZ_SYNC_END    ; 1011110010  ; Unsigned Binary                              ;
; C_HORZ_TOTAL_COUNT ; 1100100000  ; Unsigned Binary                              ;
+--------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                    ;
; pll_type                             ; General                ; String                                                                    ;
; pll_subtype                          ; General                ; String                                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                            ;
; operation_mode                       ; direct                 ; String                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                            ;
; clock_name_0                         ;                        ; String                                                                    ;
; clock_name_1                         ;                        ; String                                                                    ;
; clock_name_2                         ;                        ; String                                                                    ;
; clock_name_3                         ;                        ; String                                                                    ;
; clock_name_4                         ;                        ; String                                                                    ;
; clock_name_5                         ;                        ; String                                                                    ;
; clock_name_6                         ;                        ; String                                                                    ;
; clock_name_7                         ;                        ; String                                                                    ;
; clock_name_8                         ;                        ; String                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; ./VGA/gba.mif        ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_noo2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 51       ; Signed Integer                                                ;
; Dummy_DATA     ; 0        ; Signed Integer                                                ;
; SET_LIN_L      ; 1        ; Signed Integer                                                ;
; SET_LIN_R      ; 2        ; Signed Integer                                                ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                ;
; POWER_ON       ; 7        ; Signed Integer                                                ;
; SET_FORMAT     ; 8        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                ;
; SET_VIDEO      ; 11       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                              ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                              ;
; DATA_WIDTH     ; 16       ; Signed Integer                                              ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 7                        ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 128                      ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; ./Sintetizador/notes.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ehf1          ; Untyped                                                                                                                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; ./Sintetizador/sine.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_agf1         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE0.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE1.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE2.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE3.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_v761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE4.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE5.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE6.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE7.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                 ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                                                 ;
; WIDTH          ; 84             ; Untyped                                                                                                                                                                                 ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_7vu ; Untyped                                                                                                                                                                                 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                         ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                      ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                                                                      ;
; WIDTH          ; 10             ; Untyped                                                                                                                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_80v ; Untyped                                                                                                                                                      ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                              ;
; WIDTH          ; 39             ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_6vu ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                            ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                         ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                         ;
; WIDTH          ; 13             ; Untyped                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_ruu ; Untyped                                                                                                                                                                         ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                ;
; WIDTH          ; 47             ; Untyped                                                                                                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_1vu ; Untyped                                                                                                                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 32             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 32             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 32             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 32             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                          ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult                                     ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod          ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
;     -- LPM_WIDTHA                     ; 34                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 51                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                                                                                                                                     ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                                                                                        ;
; Entity Instance            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                        ;
;     -- WIDTH               ; 84                                                                                                                                                                       ;
; Entity Instance            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                                                       ;
;     -- WIDTH               ; 10                                                                                                                                                                       ;
; Entity Instance            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                        ;
;     -- WIDTH               ; 39                                                                                                                                                                       ;
; Entity Instance            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0         ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                        ;
;     -- WIDTH               ; 13                                                                                                                                                                       ;
; Entity Instance            ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                        ;
;     -- WIDTH               ; 47                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oSynthVolume ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSynthInst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; WAVE[1]              ; Input ; Info     ; Stuck at VCC                           ;
; WAVE[0]              ; Input ; Info     ; Stuck at GND                           ;
; NOISE_EN             ; Input ; Info     ; Stuck at GND                           ;
; FILTER_EN            ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[7..5] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[4..2] ; Input ; Info     ; Stuck at GND                           ;
; ATTACK_DURATION      ; Input ; Info     ; Stuck at GND                           ;
; DECAY_DURATION       ; Input ; Info     ; Stuck at GND                           ;
; SUSTAIN_AMPLITUDE    ; Input ; Info     ; Stuck at VCC                           ;
; RELEASE_DURATION     ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ps2_scan_ready_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; keyboard_interrupt   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0"                                                                                                   ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                  ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; audio_clock_flip_flop      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; audio_proc_clock_flip_flop ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                         ;
; wren_a ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" ;
+----------+--------+----------+-------------------------------------------+
; Port     ; Type   ; Severity ; Details                                   ;
+----------+--------+----------+-------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                              ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected                    ;
; locked   ; Output ; Info     ; Explicitly unconnected                    ;
+----------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; resetn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0" ;
+------------+--------+----------+---------------------------------------------+
; Port       ; Type   ; Severity ; Details                                     ;
+------------+--------+----------+---------------------------------------------+
; oException ; Output ; Info     ; Explicitly unconnected                      ;
+------------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0" ;
+------------+--------+----------+-----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                       ;
+------------+--------+----------+-----------------------------------------------+
; oException ; Output ; Info     ; Explicitly unconnected                        ;
+------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|abs_s:abs1"                                                                                            ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nan_in       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; overflow_in  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; underflow_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; zero_in      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0"                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ozero      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; onan       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ooverflow  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ounderflow ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mAnalisys  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0" ;
+-------+--------+----------+------------------------------------------+
; Port  ; Type   ; Severity ; Details                                  ;
+-------+--------+----------+------------------------------------------+
; oZero ; Output ; Info     ; Explicitly unconnected                   ;
+-------+--------+----------+------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                 ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; iInitialPC[31..23] ; Input ; Info     ; Stuck at GND ;
; iInitialPC[21..0]  ; Input ; Info     ; Stuck at GND ;
; iInitialPC[22]     ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCLK_100    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_150    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_200    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_25     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_27     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fdiv[7..5]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CLKAutoFast ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wClk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 32    ; 32768 ; Read/Write ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated ;
; 1              ; TEXT        ; 32    ; 16384 ; Read/Write ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated ;
; 2              ; BRK0        ; 32    ; 1     ; Read/Write ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component               ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5432                        ;
;     CLR               ; 312                         ;
;     CLR SCLR          ; 25                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 382                         ;
;     ENA CLR           ; 2045                        ;
;     ENA CLR SLD       ; 29                          ;
;     ENA SCLR          ; 106                         ;
;     ENA SLD           ; 232                         ;
;     SCLR              ; 168                         ;
;     SCLR SLD          ; 30                          ;
;     SLD               ; 241                         ;
;     plain             ; 1861                        ;
; arriav_io_obuf        ; 144                         ;
; arriav_lcell_comb     ; 13690                       ;
;     arith             ; 4280                        ;
;         0 data inputs ; 260                         ;
;         1 data inputs ; 909                         ;
;         2 data inputs ; 683                         ;
;         3 data inputs ; 363                         ;
;         4 data inputs ; 39                          ;
;         5 data inputs ; 2026                        ;
;     extend            ; 133                         ;
;         7 data inputs ; 133                         ;
;     normal            ; 9144                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 111                         ;
;         2 data inputs ; 383                         ;
;         3 data inputs ; 674                         ;
;         4 data inputs ; 2584                        ;
;         5 data inputs ; 1281                        ;
;         6 data inputs ; 4109                        ;
;     shared            ; 133                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 13                          ;
; arriav_mac            ; 28                          ;
; boundary_port         ; 647                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 537                         ;
;                       ;                             ;
; Max LUT depth         ; 117.70                      ;
; Average LUT depth     ; 48.77                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 132                                      ;
;     CLR               ; 4                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 48                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 122                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 28                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 227                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.31                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:02:14     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 14 16:26:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file fp_arithmetic/mul_s/mul_s.v
    Info (12023): Found entity 1: mul_s_altfp_mult_maq File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 46
    Info (12023): Found entity 2: mul_s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 554
Info (12021): Found 3 design units, including 3 entities, in source file fp_arithmetic/cvt_w_s/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s_altbarrel_shift_kof File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 50
    Info (12023): Found entity 2: cvt_w_s_altfp_convert_e1p File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 143
    Info (12023): Found entity 3: cvt_w_s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 939
Info (12021): Found 12 design units, including 12 entities, in source file fp_arithmetic/cvt_s_w/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w_altbarrel_shift_fof File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 50
    Info (12023): Found entity 2: cvt_s_w_altpriority_encoder_3e8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 155
    Info (12023): Found entity 3: cvt_s_w_altpriority_encoder_6e8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 174
    Info (12023): Found entity 4: cvt_s_w_altpriority_encoder_be8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 207
    Info (12023): Found entity 5: cvt_s_w_altpriority_encoder_rf8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 240
    Info (12023): Found entity 6: cvt_s_w_altpriority_encoder_3v7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 289
    Info (12023): Found entity 7: cvt_s_w_altpriority_encoder_6v7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 305
    Info (12023): Found entity 8: cvt_s_w_altpriority_encoder_bv7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 333
    Info (12023): Found entity 9: cvt_s_w_altpriority_encoder_r08 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 361
    Info (12023): Found entity 10: cvt_s_w_altpriority_encoder_qb6 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 389
    Info (12023): Found entity 11: cvt_s_w_altfp_convert_7qm File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 417
    Info (12023): Found entity 12: cvt_s_w File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 828
Info (12021): Found 2 design units, including 2 entities, in source file fp_arithmetic/c_comp/c_comp.v
    Info (12023): Found entity 1: c_comp_altfp_compare_mob File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 46
    Info (12023): Found entity 2: c_comp File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 351
Info (12021): Found 22 design units, including 22 entities, in source file fp_arithmetic/add_sub/add_sub.v
    Info (12023): Found entity 1: add_sub_altbarrel_shift_ltd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 50
    Info (12023): Found entity 2: add_sub_altbarrel_shift_aeb File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 115
    Info (12023): Found entity 3: add_sub_altpriority_encoder_3e8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 165
    Info (12023): Found entity 4: add_sub_altpriority_encoder_6e8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 184
    Info (12023): Found entity 5: add_sub_altpriority_encoder_be8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 217
    Info (12023): Found entity 6: add_sub_altpriority_encoder_3v7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 262
    Info (12023): Found entity 7: add_sub_altpriority_encoder_6v7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 278
    Info (12023): Found entity 8: add_sub_altpriority_encoder_bv7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 306
    Info (12023): Found entity 9: add_sub_altpriority_encoder_r08 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 334
    Info (12023): Found entity 10: add_sub_altpriority_encoder_rf8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 366
    Info (12023): Found entity 11: add_sub_altpriority_encoder_qb6 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 399
    Info (12023): Found entity 12: add_sub_altpriority_encoder_nh8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 447
    Info (12023): Found entity 13: add_sub_altpriority_encoder_qh8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 466
    Info (12023): Found entity 14: add_sub_altpriority_encoder_vh8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 499
    Info (12023): Found entity 15: add_sub_altpriority_encoder_fj8 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 532
    Info (12023): Found entity 16: add_sub_altpriority_encoder_n28 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 581
    Info (12023): Found entity 17: add_sub_altpriority_encoder_q28 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 597
    Info (12023): Found entity 18: add_sub_altpriority_encoder_v28 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 625
    Info (12023): Found entity 19: add_sub_altpriority_encoder_f48 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 653
    Info (12023): Found entity 20: add_sub_altpriority_encoder_e48 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 681
    Info (12023): Found entity 21: add_sub_altfp_add_sub_dsm File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 709
    Info (12023): Found entity 22: add_sub File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2724
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpregisters.v
    Info (12023): Found entity 1: FPRegisters File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpalu.v
    Info (12023): Found entity 1: FPALU File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 41
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/CPU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_MULTI.v Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file cpu/datapath_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Control_UNI.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Control_MULTI.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file cpu/control_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v
    Info (12023): Found entity 1: BranchControl File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immgen.v
    Info (12023): Found entity 1: ImmGen File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/HazardUnitM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ForwardUnitM.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file cpu/branch_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/MemoryVGA.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file fp_arithmetic/sqrt_s/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s_alt_sqrt_block_ocb File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 50
    Info (12023): Found entity 2: sqrt_s_altfp_sqrt_i9e File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 1081
    Info (12023): Found entity 3: sqrt_s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 1837
Info (12021): Found 3 design units, including 3 entities, in source file fp_arithmetic/div_s/div_s.v
    Info (12023): Found entity 1: div_s_altfp_div_pst_b2h File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 50
    Info (12023): Found entity 2: div_s_altfp_div_3rj File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 1025
    Info (12023): Found entity 3: div_s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 1079
Info (12021): Found 2 design units, including 2 entities, in source file fp_arithmetic/abs_s/abs_s.v
    Info (12023): Found entity 1: abs_s_altfp_abs_lcg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/abs_s/abs_s.v Line: 46
    Info (12023): Found entity 2: abs_s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/abs_s/abs_s.v Line: 97
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 294
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "18.461538 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 336
Info (12128): Elaborating entity "Datapath_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/CPU.v Line: 87
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 160
Info (12128): Elaborating entity "FPRegisters" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 180
Info (12128): Elaborating entity "ImmGen" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 188
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 198
Info (12128): Elaborating entity "FPALU" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 214
Info (12128): Elaborating entity "add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 276
Info (12128): Elaborating entity "add_sub_altfp_add_sub_dsm" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2765
Info (12128): Elaborating entity "add_sub_altbarrel_shift_ltd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1361
Info (12128): Elaborating entity "add_sub_altbarrel_shift_aeb" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1366
Info (12128): Elaborating entity "add_sub_altpriority_encoder_qb6" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1370
Info (12128): Elaborating entity "add_sub_altpriority_encoder_r08" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 413
Info (12128): Elaborating entity "add_sub_altpriority_encoder_be8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 349
Info (12128): Elaborating entity "add_sub_altpriority_encoder_6e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder11" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 235
Info (12128): Elaborating entity "add_sub_altpriority_encoder_3e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder11|add_sub_altpriority_encoder_3e8:altpriority_encoder13" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 202
Info (12128): Elaborating entity "add_sub_altpriority_encoder_bv7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_bv7:altpriority_encoder9" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 353
Info (12128): Elaborating entity "add_sub_altpriority_encoder_6v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_bv7:altpriority_encoder9|add_sub_altpriority_encoder_6v7:altpriority_encoder15" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 320
Info (12128): Elaborating entity "add_sub_altpriority_encoder_3v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_bv7:altpriority_encoder9|add_sub_altpriority_encoder_6v7:altpriority_encoder15|add_sub_altpriority_encoder_3v7:altpriority_encoder17" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 292
Info (12128): Elaborating entity "add_sub_altpriority_encoder_rf8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 418
Info (12128): Elaborating entity "add_sub_altpriority_encoder_e48" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1374
Info (12128): Elaborating entity "add_sub_altpriority_encoder_fj8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 696
Info (12128): Elaborating entity "add_sub_altpriority_encoder_vh8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 550
Info (12128): Elaborating entity "add_sub_altpriority_encoder_qh8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 517
Info (12128): Elaborating entity "add_sub_altpriority_encoder_nh8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder27" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 484
Info (12128): Elaborating entity "add_sub_altpriority_encoder_f48" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 700
Info (12128): Elaborating entity "add_sub_altpriority_encoder_v28" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_v28:altpriority_encoder30" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 672
Info (12128): Elaborating entity "add_sub_altpriority_encoder_q28" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_v28:altpriority_encoder30|add_sub_altpriority_encoder_q28:altpriority_encoder32" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 644
Info (12128): Elaborating entity "add_sub_altpriority_encoder_n28" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_v28:altpriority_encoder30|add_sub_altpriority_encoder_q28:altpriority_encoder32|add_sub_altpriority_encoder_n28:altpriority_encoder34" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 616
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1877
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1877
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1877
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf
    Info (12023): Found entity 1: add_sub_soe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_soe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_soe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1927
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1927
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1927
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf
    Info (12023): Found entity 1: add_sub_poe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_poe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_poe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1952
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1952
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1952
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf
    Info (12023): Found entity 1: add_sub_rne File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_rne.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rne" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1977
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1977
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 1977
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf
    Info (12023): Found entity 1: add_sub_pdi File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_pdi.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pdi" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2020
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2020
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2020
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf
    Info (12023): Found entity 1: add_sub_p6i File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_p6i.tdf Line: 25
Info (12128): Elaborating entity "add_sub_p6i" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2037
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2037
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2037
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf
    Info (12023): Found entity 1: add_sub_unh File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_unh.tdf Line: 25
Info (12128): Elaborating entity "add_sub_unh" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2054
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2054
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2054
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2130
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2130
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2130
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf
    Info (12023): Found entity 1: add_sub_18f File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_18f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_18f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2155
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2155
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2155
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf
    Info (12023): Found entity 1: add_sub_agf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_agf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_agf" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2181
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2181
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/add_sub/add_sub.v Line: 2181
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf
    Info (12023): Found entity 1: cmpr_e7g File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_e7g.tdf Line: 22
Info (12128): Elaborating entity "cmpr_e7g" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "mul_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 286
Info (12128): Elaborating entity "mul_s_altfp_mult_maq" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 592
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 415
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 415
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 415
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf
    Info (12023): Found entity 1: add_sub_a9e File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_a9e.tdf Line: 22
Info (12128): Elaborating entity "add_sub_a9e" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 439
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 439
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 439
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf
    Info (12023): Found entity 1: add_sub_kka File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_kka.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kka" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 462
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 462
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 462
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf
    Info (12023): Found entity 1: add_sub_idg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_idg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_idg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 488
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 488
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 488
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf
    Info (12023): Found entity 1: add_sub_bmb File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_bmb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bmb" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 510
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 510
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/mul_s/mul_s.v Line: 510
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ncs.v
    Info (12023): Found entity 1: mult_ncs File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_ncs.v Line: 28
Info (12128): Elaborating entity "mult_ncs" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "div_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 296
Info (12128): Elaborating entity "div_s_altfp_div_3rj" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 1117
Info (12128): Elaborating entity "div_s_altfp_div_pst_b2h" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 1063
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 251
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 251
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 251
    Info (12134): Parameter "init_file" = "div_s.hex"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3v.tdf
    Info (12023): Found entity 1: altsyncram_p3v File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_p3v.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3v" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 712
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 712
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 712
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf
    Info (12023): Found entity 1: add_sub_mhi File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_mhi.tdf Line: 22
Info (12128): Elaborating entity "add_sub_mhi" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 738
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 738
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 738
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf
    Info (12023): Found entity 1: add_sub_3mh File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_3mh.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3mh" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 764
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 764
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 764
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3bf.tdf
    Info (12023): Found entity 1: add_sub_3bf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_3bf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3bf" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_3bf:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:remainder_sub_0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 789
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:remainder_sub_0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 789
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:remainder_sub_0" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 789
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b1f.tdf
    Info (12023): Found entity 1: add_sub_b1f File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_b1f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_b1f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_b1f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 815
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 815
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 815
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5gg.tdf
    Info (12023): Found entity 1: cmpr_5gg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_5gg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5gg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 837
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 837
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 837
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "35"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k5s.v
    Info (12023): Found entity 1: mult_k5s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_k5s.v Line: 28
Info (12128): Elaborating entity "mult_k5s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 863
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 863
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 863
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i5s.v
    Info (12023): Found entity 1: mult_i5s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_i5s.v Line: 28
Info (12128): Elaborating entity "mult_i5s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 889
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 889
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 889
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r5s.v
    Info (12023): Found entity 1: mult_r5s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_r5s.v Line: 28
Info (12128): Elaborating entity "mult_r5s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 941
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 941
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/div_s/div_s.v Line: 941
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "51"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5s.v
    Info (12023): Found entity 1: mult_p5s File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mult_p5s.v Line: 28
Info (12128): Elaborating entity "mult_p5s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "sqrt_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 304
Info (12128): Elaborating entity "sqrt_s_altfp_sqrt_i9e" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 1867
Info (12128): Elaborating entity "sqrt_s_alt_sqrt_block_ocb" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 1200
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 392
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 392
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 392
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ged.tdf
    Info (12023): Found entity 1: add_sub_ged File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ged.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ged" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 417
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 417
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 417
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ofd.tdf
    Info (12023): Found entity 1: add_sub_ofd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ofd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ofd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 442
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 442
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 442
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pfd.tdf
    Info (12023): Found entity 1: add_sub_pfd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_pfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 467
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 467
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 467
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qfd.tdf
    Info (12023): Found entity 1: add_sub_qfd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_qfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 492
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 492
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 492
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rfd.tdf
    Info (12023): Found entity 1: add_sub_rfd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_rfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 517
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 517
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 517
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sfd.tdf
    Info (12023): Found entity 1: add_sub_sfd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_sfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_sfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 617
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 617
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 617
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tfd.tdf
    Info (12023): Found entity 1: add_sub_tfd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_tfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_tfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 642
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 642
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 642
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufd.tdf
    Info (12023): Found entity 1: add_sub_ufd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ufd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ufd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 667
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 667
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 667
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vfd.tdf
    Info (12023): Found entity 1: add_sub_vfd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_vfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 692
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 692
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 692
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0gd.tdf
    Info (12023): Found entity 1: add_sub_0gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_0gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 717
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 717
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 717
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1gd.tdf
    Info (12023): Found entity 1: add_sub_1gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_1gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 742
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 742
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 742
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2gd.tdf
    Info (12023): Found entity 1: add_sub_2gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_2gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 767
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 767
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 767
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3gd.tdf
    Info (12023): Found entity 1: add_sub_3gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_3gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 792
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 792
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 792
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4gd.tdf
    Info (12023): Found entity 1: add_sub_4gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_4gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_4gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 817
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 817
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 817
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5gd.tdf
    Info (12023): Found entity 1: add_sub_5gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_5gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_5gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 842
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 842
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 842
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6gd.tdf
    Info (12023): Found entity 1: add_sub_6gd File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_6gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_6gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 867
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 867
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 867
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_aed.tdf
    Info (12023): Found entity 1: add_sub_aed File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_aed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_aed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_aed:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 892
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 892
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 892
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bed.tdf
    Info (12023): Found entity 1: add_sub_bed File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_bed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 917
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 917
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 917
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ced.tdf
    Info (12023): Found entity 1: add_sub_ced File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ced.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ced" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 942
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 942
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 942
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ded.tdf
    Info (12023): Found entity 1: add_sub_ded File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_ded.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ded" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 967
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 967
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 967
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eed.tdf
    Info (12023): Found entity 1: add_sub_eed File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_eed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_eed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 992
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 992
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/sqrt_s/sqrt_s.v Line: 992
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fed.tdf
    Info (12023): Found entity 1: add_sub_fed File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_fed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "abs_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|abs_s:abs1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 312
Info (12128): Elaborating entity "abs_s_altfp_abs_lcg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|abs_s:abs1|abs_s_altfp_abs_lcg:abs_s_altfp_abs_lcg_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/abs_s/abs_s.v Line: 141
Info (12128): Elaborating entity "c_comp" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 320
Info (12128): Elaborating entity "c_comp_altfp_compare_mob" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 379
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 187
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 187
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 187
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rog.tdf
    Info (12023): Found entity 1: cmpr_rog File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_rog.tdf Line: 22
Info (12128): Elaborating entity "cmpr_rog" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 262
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 262
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/c_comp/c_comp.v Line: 262
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qog.tdf
    Info (12023): Found entity 1: cmpr_qog File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_qog.tdf Line: 22
Info (12128): Elaborating entity "cmpr_qog" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4|cmpr_qog:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "cvt_s_w" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 325
Info (12128): Elaborating entity "cvt_s_w_altfp_convert_7qm" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 843
Info (12128): Elaborating entity "cvt_s_w_altbarrel_shift_fof" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 500
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_qb6" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 504
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_rf8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 404
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_be8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 258
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_6e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 225
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_3e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13|cvt_s_w_altpriority_encoder_3e8:altpriority_encoder15" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 192
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_r08" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 408
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_bv7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 375
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_6v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 347
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_3v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19|cvt_s_w_altpriority_encoder_3v7:altpriority_encoder21" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 319
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 650
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 650
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 650
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf
    Info (12023): Found entity 1: add_sub_npe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_npe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_npe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 675
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 675
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 675
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf
    Info (12023): Found entity 1: add_sub_cpe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_cpe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cpe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3|add_sub_cpe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 700
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 700
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 700
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h8f.tdf
    Info (12023): Found entity 1: add_sub_h8f File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_h8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_h8f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 750
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 750
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 750
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_boe.tdf
    Info (12023): Found entity 1: add_sub_boe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_boe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_boe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 776
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 776
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_s_w/cvt_s_w.v Line: 776
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf
    Info (12023): Found entity 1: cmpr_oeg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_oeg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_oeg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "cvt_w_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/FPALU.v Line: 338
Info (12128): Elaborating entity "cvt_w_s_altfp_convert_e1p" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 969
Info (12128): Elaborating entity "cvt_w_s_altbarrel_shift_kof" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 299
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 673
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 673
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 673
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf
    Info (12023): Found entity 1: add_sub_9oe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_9oe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_9oe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 698
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 698
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 698
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf
    Info (12023): Found entity 1: add_sub_i8f File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_i8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i8f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 723
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 723
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 723
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf
    Info (12023): Found entity 1: add_sub_k8f File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_k8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_k8f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 748
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 748
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 748
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf
    Info (12023): Found entity 1: add_sub_qpe File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/add_sub_qpe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qpe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 799
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 799
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 799
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf
    Info (12023): Found entity 1: cmpr_heg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_heg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_heg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2|cmpr_heg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 849
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 849
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/FP_Arithmetic/cvt_w_s/cvt_w_s.v Line: 849
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf
    Info (12023): Found entity 1: cmpr_ieg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_ieg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ieg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 234
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 259
Info (12128): Elaborating entity "Control_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 284
Info (12128): Elaborating entity "BranchControl" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|BranchControl:BC0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 293
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 369
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf
    Info (12023): Found entity 1: altsyncram_cas1 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_cas1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cas1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf
    Info (12023): Found entity 1: altsyncram_npj2 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_npj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_npj2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_cas1.tdf Line: 38
Warning (113028): 31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 32767 are not initialized File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/de1_data.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_npj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_npj2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_npj2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_cas1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_cas1.tdf Line: 39
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_cas1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 381
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf
    Info (12023): Found entity 1: altsyncram_sft1 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_sft1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sft1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf
    Info (12023): Found entity 1: altsyncram_oqj2 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_oqj2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_sft1.tdf Line: 38
Warning (113028): 15194 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 1190 to 16383 are not initialized File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/de1_text.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_u0a:rden_decode_b" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_sft1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_sft1.tdf Line: 39
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_sft1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 406
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/stopwatch/STOPWATCH_Interface.v Line: 22
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 420
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/lfsr/lfsr_interface.v Line: 21
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:Display70" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 439
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:Display70|Decoder7:Dec0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Display7/Display7_Interface.v Line: 10
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:break0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 457
Info (12128): Elaborating entity "breaker" for hierarchy "Break_Interface:break0|breaker:brk0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/Break_Interface.v Line: 22
Info (12128): Elaborating entity "breaker_lpm_constant_kva" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v Line: 83
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v Line: 55
Info (12130): Elaborated megafunction instantiation "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v Line: 55
Info (12133): Instantiated megafunction "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/breaker.v Line: 55
    Info (12134): Parameter "cvalue" = "00000000000000000000000000000000"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1112689456"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 490
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VGA_Interface.v Line: 51
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaAdapter.v Line: 74
Info (12128): Elaborating entity "VgaPll_0002" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaAdapter.v Line: 138
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/MemoryVGA.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/MemoryVGA.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/MemoryVGA.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/gba.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_noo2.tdf
    Info (12023): Found entity 1: altsyncram_noo2 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_noo2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_noo2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode2" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_noo2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_noo2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_noo2.tdf Line: 56
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/VgaAdapter.v Line: 176
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/VGA/RegDisplay.v Line: 65
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 524
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 32
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 64
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 71
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 76
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 94
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TecladoPS20" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 546
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TecladoPS20|oneshot:pulser" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyboard:kbd" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 38
Info (12128): Elaborating entity "scan2ascii" for hierarchy "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 124
Info (12128): Elaborating entity "keyscan" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyscan:keys1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 130
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:Sintetizador0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 568
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 43
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador.v Line: 76
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 88
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 101
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 111
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Note.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf
    Info (12023): Found entity 1: altsyncram_ehf1 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_ehf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ehf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 121
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 22
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 36
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 49
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 68
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineCalculator.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/SineTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf
    Info (12023): Found entity 1: altsyncram_agf1 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_agf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_agf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 130
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 124
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.11.14.16:27:55 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|q_a[0]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_agf1.tdf Line: 34
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|Ram0" is uninferred due to inappropriate RAM size File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 117
Info (19000): Inferred 13 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE7.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|exp_ff20c_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 84
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 39
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg3_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 13
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|below_lower_limit1_reg1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 47
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Div0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Div1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mod0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mod1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 74
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf
    Info (12023): Found entity 1: altsyncram_s761 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_s761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t761.tdf
    Info (12023): Found entity 1: altsyncram_t761 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_t761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf
    Info (12023): Found entity 1: altsyncram_u761 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_u761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v761.tdf
    Info (12023): Found entity 1: altsyncram_v761 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_v761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0861.tdf
    Info (12023): Found entity 1: altsyncram_0861 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_0861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1861.tdf
    Info (12023): Found entity 1: altsyncram_1861 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_1861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf
    Info (12023): Found entity 1: altsyncram_2861 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_2861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3861.tdf
    Info (12023): Found entity 1: altsyncram_3861 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_3861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "84"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7vu.tdf
    Info (12023): Found entity 1: shift_taps_7vu File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_7vu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9s91.tdf
    Info (12023): Found entity 1: altsyncram_9s91 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_9s91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_uhf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_80v.tdf
    Info (12023): Found entity 1: shift_taps_80v File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_80v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_du91.tdf
    Info (12023): Found entity 1: altsyncram_du91 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_du91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf
    Info (12023): Found entity 1: cntr_bjf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_bjf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_c9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "39"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6vu.tdf
    Info (12023): Found entity 1: shift_taps_6vu File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_6vu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf
    Info (12023): Found entity 1: altsyncram_7s91 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_7s91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf
    Info (12023): Found entity 1: cntr_thf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_thf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_b9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "13"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ruu.tdf
    Info (12023): Found entity 1: shift_taps_ruu File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_ruu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf
    Info (12023): Found entity 1: altsyncram_fr91 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_fr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_phf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "47"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf
    Info (12023): Found entity 1: shift_taps_1vu File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/shift_taps_1vu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf
    Info (12023): Found entity 1: altsyncram_rr91 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_rr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cntr_ohf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/cmpr_a9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 68
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 68
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_rqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 70
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/sign_div_unsign_9nh.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 72
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_uio.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 74
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1" with the following parameter: File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/ALU.v Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/lpm_divide_65m.tdf Line: 24
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/CPU/Datapath_UNI.v Line: 408
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 50
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 53
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_BCLK" is moved to its source File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 51
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 53
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[6]" to the node "CodeMemory_Interface:MEMCODE|wReadData[6]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[7]" to the node "CodeMemory_Interface:MEMCODE|wReadData[7]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[8]" to the node "CodeMemory_Interface:MEMCODE|wReadData[8]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[9]" to the node "CodeMemory_Interface:MEMCODE|wReadData[9]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[10]" to the node "CodeMemory_Interface:MEMCODE|wReadData[10]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[11]" to the node "CodeMemory_Interface:MEMCODE|wReadData[11]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[12]" to the node "CodeMemory_Interface:MEMCODE|wReadData[12]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[13]" to the node "CodeMemory_Interface:MEMCODE|wReadData[13]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[14]" to the node "CodeMemory_Interface:MEMCODE|wReadData[14]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[15]" to the node "CodeMemory_Interface:MEMCODE|wReadData[15]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[16]" to the node "CodeMemory_Interface:MEMCODE|wReadData[16]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[17]" to the node "CodeMemory_Interface:MEMCODE|wReadData[17]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[18]" to the node "CodeMemory_Interface:MEMCODE|wReadData[18]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[19]" to the node "CodeMemory_Interface:MEMCODE|wReadData[19]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[20]" to the node "CodeMemory_Interface:MEMCODE|wReadData[20]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[21]" to the node "CodeMemory_Interface:MEMCODE|wReadData[21]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[22]" to the node "CodeMemory_Interface:MEMCODE|wReadData[22]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[23]" to the node "CodeMemory_Interface:MEMCODE|wReadData[23]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[24]" to the node "CodeMemory_Interface:MEMCODE|wReadData[24]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[25]" to the node "CodeMemory_Interface:MEMCODE|wReadData[25]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[26]" to the node "CodeMemory_Interface:MEMCODE|wReadData[26]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[27]" to the node "CodeMemory_Interface:MEMCODE|wReadData[27]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[28]" to the node "CodeMemory_Interface:MEMCODE|wReadData[28]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[29]" to the node "CodeMemory_Interface:MEMCODE|wReadData[29]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[30]" to the node "CodeMemory_Interface:MEMCODE|wReadData[30]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[31]" to the node "CodeMemory_Interface:MEMCODE|wReadData[31]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 161
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 163
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[0]" to the node "CodeMemory_Interface:MEMCODE|wReadData[0]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[1]" to the node "CodeMemory_Interface:MEMCODE|wReadData[1]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[2]" to the node "CodeMemory_Interface:MEMCODE|wReadData[2]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[3]" to the node "CodeMemory_Interface:MEMCODE|wReadData[3]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[4]" to the node "CodeMemory_Interface:MEMCODE|wReadData[4]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[5]" to the node "CodeMemory_Interface:MEMCODE|wReadData[5]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 12
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[0]" to the node "DReadData[0]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[1]" to the node "DReadData[1]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[2]" to the node "DReadData[2]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[3]" to the node "DReadData[3]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[4]" to the node "DReadData[4]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[5]" to the node "DReadData[5]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[6]" to the node "DReadData[6]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[7]" to the node "DReadData[7]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[8]" to the node "DReadData[8]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[9]" to the node "DReadData[9]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[10]" to the node "DReadData[10]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[11]" to the node "DReadData[11]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[12]" to the node "DReadData[12]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[13]" to the node "DReadData[13]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[14]" to the node "DReadData[14]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[15]" to the node "DReadData[15]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[16]" to the node "DReadData[16]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[17]" to the node "DReadData[17]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[18]" to the node "DReadData[18]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[19]" to the node "DReadData[19]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[20]" to the node "DReadData[20]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[21]" to the node "DReadData[21]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[22]" to the node "DReadData[22]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[23]" to the node "DReadData[23]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[24]" to the node "DReadData[24]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[25]" to the node "DReadData[25]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[26]" to the node "DReadData[26]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[27]" to the node "DReadData[27]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[28]" to the node "DReadData[28]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[29]" to the node "DReadData[29]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[30]" to the node "DReadData[30]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[31]" to the node "DReadData[31]" into an OR gate File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 162
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 164
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 50
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 51
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 53
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 158
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 173
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 183
    Warning (13410): Pin "Estado[0]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Warning (13410): Pin "Estado[1]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Warning (13410): Pin "Estado[2]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Warning (13410): Pin "Estado[3]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Warning (13410): Pin "Estado[4]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Warning (13410): Pin "Estado[5]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Warning (13410): Pin "Debug[5]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[6]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[7]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[8]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[9]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[10]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[11]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[12]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[13]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[14]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[15]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[16]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[17]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[18]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[19]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[20]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[21]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[22]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[23]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[24]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[25]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[26]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[27]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[28]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[29]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[30]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Warning (13410): Pin "Debug[31]" is stuck at GND File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
Info (17049): 92 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_3861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_2861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_1861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_0861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_v761.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_u761.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_t761.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/db/altsyncram_s761.tdf Line: 55
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (15717): Design contains 306 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "Saida_ULA[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "Saida_ULA[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 194
    Info (15719): Pin "MemD_Endereco[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "PC[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "RegDisp[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "RegDisp[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 196
    Info (15719): Pin "PC[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "PC[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 189
    Info (15719): Pin "BR_Leitura1[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura1[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 191
    Info (15719): Pin "BR_Leitura2[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Leitura2[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 192
    Info (15719): Pin "BR_Escrita[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "BR_Escrita[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 193
    Info (15719): Pin "MemD_Endereco[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_Endereco[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 197
    Info (15719): Pin "MemD_DadoEscrita[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_DadoEscrita[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 198
    Info (15719): Pin "MemD_ByteEnable[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 200
    Info (15719): Pin "MemD_ByteEnable[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 200
    Info (15719): Pin "MemD_ByteEnable[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 200
    Info (15719): Pin "MemD_ByteEnable[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 200
    Info (15719): Pin "Debug[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "LeMem2" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 203
    Info (15719): Pin "EscreveMem2" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 204
    Info (15719): Pin "MClock2" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 188
    Info (15719): Pin "Estado[0]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Info (15719): Pin "Estado[1]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Info (15719): Pin "Estado[2]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Info (15719): Pin "Estado[3]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Info (15719): Pin "Estado[4]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Info (15719): Pin "Estado[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 201
    Info (15719): Pin "Debug[5]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[6]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[7]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[8]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[9]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[10]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[11]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[12]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[13]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[14]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[15]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[16]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[17]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[18]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[19]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[20]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[21]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[22]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[23]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[24]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[25]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[26]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[27]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[28]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[29]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[30]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15719): Pin "Debug[31]" is virtual output pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 202
    Info (15718): Pin "RegDispSelect[0]" is virtual input pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 195
    Info (15718): Pin "RegDispSelect[1]" is virtual input pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 195
    Info (15718): Pin "RegDispSelect[3]" is virtual input pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 195
    Info (15718): Pin "RegDispSelect[2]" is virtual input pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 195
    Info (15718): Pin "RegDispSelect[4]" is virtual input pin File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 195
Warning (15752): Ignored 64 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[31]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[31]"
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 167
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 170
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 171
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 172
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 174
Info (21057): Implemented 18523 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 153 output pins
    Info (21060): Implemented 80 bidirectional pins
    Info (21061): Implemented 17689 logic cells
    Info (21064): Implemented 537 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 294 warnings
    Info: Peak virtual memory: 5108 megabytes
    Info: Processing ended: Wed Nov 14 16:31:23 2018
    Info: Elapsed time: 00:05:23
    Info: Total CPU time (on all processors): 00:03:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/output_files/TopDE.map.smsg.


