#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Oct 14 12:02:18 2016
# Process ID: 10632
# Log file: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/planAhead.log
# Journal file: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.7/ISE_DS/ISE/'
Qt: Untested Windows version 6.2 detected!
open_project: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 441.945 ; gain = 78.047
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ram256byte' already exists in the project. Output
   products for this core may be overwritten.
Writing VHO instantiation template for 'ram256byte'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "ram256byte.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "ram256byte.vho" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "ram256byte_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/_xmsgs/xst.xmsgs - No element found
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ram256byte' already exists in the project. Output
   products for this core may be overwritten.
Writing VHO instantiation template for 'ram256byte'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "ram256byte.vho" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/_xmsgs/cg.xmsgs - No element found
reset_run impl_1
reset_run synth_1
launch_runs synth_1
Generating IP 'ram256byte'...
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ram256byte'...
WARNING:sim - A core named 'ram256byte' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ram256byte'...
Delivering associated files for 'ram256byte'...
Delivering EJava files for 'ram256byte'...
Generating implementation netlist for 'ram256byte'...
INFO:sim - Pre-processing HDL files for 'ram256byte'...
Running synthesis for 'ram256byte'
Running ngcbuild...
Writing VHO instantiation template for 'ram256byte'...
Writing VHDL behavioral simulation model for 'ram256byte'...
WARNING:sim - Overwriting existing file
   D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/bl
   k_mem_gen_v7_3_0/tmp/_cg/ram256byte/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/ram256byte
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'ram256byte'...
Generating ISE project...
XCO file found: ram256byte.xco
XMDF file found: ram256byte_xmdf.tcl
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/ram256byte.asy -view all -origin_type imported
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/ram256byte.ngc -view all -origin_type created
Checking file
"D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_
mem_gen_v7_3_0/tmp/_cg/ram256byte.ngc" for project device match ...
File
"D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_
mem_gen_v7_3_0/tmp/_cg/ram256byte.ngc" device information matches project
device.
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/ram256byte.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/b
   lk_mem_gen_v7_3_0/tmp/_cg/ram256byte.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/ram256byte.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram256byte"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
[Fri Oct 14 12:24:02 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:01:34 . Memory (MB): peak = 504.902 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 80336 kilobytes

Parsing EDIF File [./eppmemory.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./eppmemory.data/cache/top_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ram256byte.ngc ...
WARNING:NetListWriters:298 - No output is written to ram256byte.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram256byte.edif ...
ngc2edif: Total memory usage is 80336 kilobytes

Reading core file 'd:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/ram256byte.ngc' for (cell view 'ram256byte', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./eppmemory.data/cache/ram256byte_ngc_zx.edif]
Finished Parsing EDIF File [./eppmemory.data/cache/ram256byte_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/constrs_1/new/basys2.ucf]
Finished Parsing UCF File [D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/constrs_1/new/basys2.ucf]
[Fri Oct 14 12:24:29 2016] Launched impl_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 504.902 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Fri Oct 14 12:25:08 2016] Launched impl_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting PlanAhead at Fri Oct 14 12:27:26 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
