

================================================================
== Vivado HLS Report for 'Loop_1_proc192'
================================================================
* Date:           Sun May 25 00:12:56 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26625|    26625| 0.133 ms | 0.133 ms |  26625|  26625|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    26624|    26624|        26|          -|          -|  1024|    no    |
        | + Loop 1.1  |       24|       24|         8|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 11 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i12"   --->   Operation 12 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i11 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 19 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp eq i11 %i_0_i_i, -1024" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%i = add i11 %i_0_i_i, 1" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.exit, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 24 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 25 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1" [firmware/myproject_axi.cpp:8]   --->   Operation 26 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_i_out_out, i1 %is_last_1_load)" [firmware/myproject_axi.cpp:8]   --->   Operation 28 'write' <Predicate = (icmp_ln17)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:8]   --->   Operation 29 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i2 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 30 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %j_0_i_i, -1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 32 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.56ns)   --->   "%j = add i2 %j_0_i_i, 1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 35 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_123 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 36 'read' 'empty_123' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_123, 0" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 37 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_123, 1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 38 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 39 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 39 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 40 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 41 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i12* %ctype_data_V" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 42 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i12 %ctype_data_V_load to i4" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 43 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %ctype_data_V_load, i32 4, i32 7)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 44 'partselect' 'tmp_data_1_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %ctype_data_V_load, i32 8, i32 11)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 45 'partselect' 'tmp_data_2_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P(i4* %in_local_V_data_0_V, i4* %in_local_V_data_1_V, i4* %in_local_V_data_2_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 46 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [firmware/myproject_axi.cpp:25->firmware/myproject_axi.cpp:8]   --->   Operation 47 'specregionend' 'empty_121' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 48 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 49 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 49 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 50 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 50 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 51 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 52 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 53 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 54 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 55 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 56 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_317_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 57 'bitconcatenate' 'tmp_317_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp_317_i to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 58 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 59 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 60 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 61 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 62 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 63 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -2, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 64 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 2, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 65 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 66 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 67 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 68 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sh_amt, i32 2, i32 11)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 69 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.99>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 70 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 71 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.77ns)   --->   "%icmp_ln603 = icmp eq i10 %tmp, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 72 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 73 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 74 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 75 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 76 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_5, i4 -1, i4 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 77 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 78 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 79 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 80 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 81 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 82 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 83 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 84 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 85 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 86 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 87 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i4 %select_ln588, i4 %trunc_ln583" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 88 'select' 'select_ln603_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 89 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 89 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 90 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 91 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 92 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 93 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.03>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln581 = trunc i12 %sh_amt to i7" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 94 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 95 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln581cast = trunc i7 %trunc_ln581 to i4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 96 'trunc' 'trunc_ln581cast' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i4 %trunc_ln583, %trunc_ln581cast" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 97 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i4 %shl_ln604, i4 %trunc_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 98 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.39ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i4 %select_ln603, i4 %select_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 99 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 2.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_0_i_i, i2 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%empty_124 = or i4 %shl_ln, 3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 101 'or' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln203 = icmp ugt i4 %shl_ln, %empty_124" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 102 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i4 -5, %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 103 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i4 %shl_ln, i4 %empty_124" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 104 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i4 -5, %select_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 105 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i12* %ctype_data_V" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 106 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i4 %select_ln603_2, i4 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 107 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i4 %select_ln603_3 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 108 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i4 %empty_124, i4 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 109 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i4 %sub_ln203, i4 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 110 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i4 %select_ln203_2 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 111 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i4 %select_ln203_1 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 112 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i4 %sub_ln203_1 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 113 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (2.39ns) (out node of the LUT)   --->   "%shl_ln203 = shl i12 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 114 'shl' 'shl_ln203' <Predicate = true> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_6 = call i12 @llvm.part.select.i12(i12 %shl_ln203, i32 11, i32 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 115 'partselect' 'tmp_6' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i12 %tmp_6, i12 %shl_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 116 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i12 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 117 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i12 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 118 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (2.39ns) (out node of the LUT)   --->   "%and_ln203 = and i12 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 119 'and' 'and_ln203' <Predicate = true> <Delay = 2.39> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i12 %and_ln203, -1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 120 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i12 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 121 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i12 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 122 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i12 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 123 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "store i12 %ctype_data_V_1, i12* %ctype_data_V" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('is_last') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'is_last' [13]  (1.77 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'load' operation ('is_last_1_load', firmware/myproject_axi.cpp:8) on local variable 'is_last' [121]  (0 ns)
	fifo write on port 'is_last_0_i_out_out' (firmware/myproject_axi.cpp:8) [123]  (2.19 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	axis read on port 'in_last_V' (firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8) [33]  (0 ns)
	'fpext' operation ('d', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [36]  (3.7 ns)

 <State 4>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [36]  (3.7 ns)

 <State 5>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [36]  (3.7 ns)

 <State 6>: 4.23ns
The critical path consists of the following:
	'sub' operation ('F2', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [48]  (1.55 ns)
	'icmp' operation ('icmp_ln581', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [49]  (1.99 ns)
	'select' operation ('sh_amt', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [52]  (0.697 ns)

 <State 7>: 3.99ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [57]  (1.99 ns)
	'xor' operation ('xor_ln585', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [73]  (0 ns)
	'and' operation ('and_ln585', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [74]  (0.978 ns)
	'select' operation ('select_ln603_1', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [81]  (1.02 ns)

 <State 8>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [61]  (3.88 ns)

 <State 9>: 3.04ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [88]  (1.3 ns)
	'select' operation ('select_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [91]  (0 ns)
	'sub' operation ('sub_ln203_1', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [94]  (1.74 ns)

 <State 10>: 3.39ns
The critical path consists of the following:
	'select' operation ('select_ln603_3', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [85]  (0 ns)
	'shl' operation ('shl_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [98]  (2.4 ns)
	'select' operation ('select_ln203_3', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [100]  (0 ns)
	'and' operation ('and_ln203_2', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [106]  (0 ns)
	'or' operation ('ctype.data.V', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [107]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
