Protel Design System Design Rule Check
PCB File : E:\project\30mv信号采集\pcb\采集.PcbDoc
Date     : 2022/7/25
Time     : 8:47:31

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *1-1(5mil,-10mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *2-1(5mil,-1745mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *3-1(2170mil,-1745mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *4-1(2170mil,-10mil) on Multi-Layer Actual Hole Size = 125mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad EC1-1(2075mil,-1190mil) on Multi-Layer And Pad EC1-2(2075mil,-1249.055mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad EC2-1(1595mil,-1185mil) on Multi-Layer And Pad EC2-2(1595mil,-1244.055mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad EC3-1(1215.551mil,-735.848mil) on Multi-Layer And Pad EC3-2(1215.551mil,-676.792mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad EC4-1(690.551mil,-735.848mil) on Multi-Layer And Pad EC4-2(690.551mil,-676.793mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad EC5-1(695.551mil,-429.89mil) on Multi-Layer And Pad EC5-2(695.551mil,-370.834mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.601mil < 10mil) Between Pad U4-38(1027.992mil,-1553.583mil) on Top Layer And Via (969.842mil,-1535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.601mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.044mil < 10mil) Between Pad U4-40(1027.992mil,-1514.213mil) on Top Layer And Via (969.842mil,-1535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.722mil < 10mil) Between Pad U4-45(1027.992mil,-1415.787mil) on Top Layer And Via (969.842mil,-1400.342mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.722mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U4-47(1027.992mil,-1376.417mil) on Top Layer And Via (969.842mil,-1400.342mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB?-1(2086.575mil,-361.181mil) on Top Layer And Pad USB?-2(2086.575mil,-335.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB?-2(2086.575mil,-335.591mil) on Top Layer And Pad USB?-3(2086.575mil,-310mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB?-3(2086.575mil,-310mil) on Top Layer And Pad USB?-4(2086.575mil,-284.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB?-4(2086.575mil,-284.409mil) on Top Layer And Pad USB?-5(2086.575mil,-258.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VR1-1(385mil,-700mil) on Multi-Layer And Pad VR1-2(385mil,-800mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VR1-2(385mil,-800mil) on Multi-Layer And Pad VR1-3(385mil,-900mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VR2-1(385mil,-1496.102mil) on Multi-Layer And Pad VR2-2(385mil,-1396.102mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VR2-2(385mil,-1396.102mil) on Multi-Layer And Pad VR2-3(385mil,-1296.102mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
Rule Violations :17

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1129.161mil,-1082.102mil) on Top Overlay And Pad C6-1(1140.661mil,-1090.603mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1131.161mil,-1151.103mil) on Top Overlay And Pad C6-2(1139.661mil,-1145.602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1148.661mil,-1152.602mil) on Top Overlay And Pad C6-2(1139.661mil,-1145.602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1151.661mil,-1081.602mil) on Top Overlay And Pad C6-1(1140.661mil,-1090.603mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1194.844mil,-1365.543mil) on Top Overlay And Pad C10-2(1201.844mil,-1356.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1196.344mil,-1348.043mil) on Top Overlay And Pad C10-2(1201.844mil,-1356.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1265.344mil,-1346.043mil) on Top Overlay And Pad C10-1(1256.844mil,-1357.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1265.845mil,-1368.543mil) on Top Overlay And Pad C10-1(1256.844mil,-1357.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1448mil,-1264mil) on Top Overlay And Pad C2-1(1459mil,-1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1451mil,-1193mil) on Top Overlay And Pad C2-2(1460mil,-1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1468.5mil,-1194.5mil) on Top Overlay And Pad C2-2(1460mil,-1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1470.5mil,-1263.5mil) on Top Overlay And Pad C2-1(1459mil,-1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (15.502mil,-688.498mil) on Top Overlay And Pad C12-2(10.002mil,-679.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (17.003mil,-670.997mil) on Top Overlay And Pad C12-2(10.002mil,-679.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (171.5mil,-990.5mil) on Top Overlay And Pad C8-1(180mil,-979mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (171mil,-968mil) on Top Overlay And Pad C8-1(180mil,-979mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (174.575mil,-1623.158mil) on Top Overlay And Pad C11-2(181.575mil,-1614.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1740.756mil,-269mil) on Top Overlay And Pad C3-1(1751.756mil,-260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1743.756mil,-198mil) on Top Overlay And Pad C3-2(1752.756mil,-205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1751.256mil,-526.5mil) on Top Overlay And Pad C4-1(1762.756mil,-535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1753.256mil,-595.5mil) on Top Overlay And Pad C4-2(1761.756mil,-590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (176.075mil,-1605.658mil) on Top Overlay And Pad C11-2(181.575mil,-1614.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1761.256mil,-199.5mil) on Top Overlay And Pad C3-2(1752.756mil,-205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1763.256mil,-268.5mil) on Top Overlay And Pad C3-1(1751.756mil,-260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1770.756mil,-597mil) on Top Overlay And Pad C4-2(1761.756mil,-590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1773.756mil,-526mil) on Top Overlay And Pad C4-1(1762.756mil,-535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (2179.354mil,-1252.843mil) on Top Overlay And Pad C1-1(2190.354mil,-1243.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2182.354mil,-1181.843mil) on Top Overlay And Pad C1-2(2191.354mil,-1188.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2199.854mil,-1183.343mil) on Top Overlay And Pad C1-2(2191.354mil,-1188.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2201.854mil,-1252.343mil) on Top Overlay And Pad C1-1(2190.354mil,-1243.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (23.5mil,-1303.5mil) on Top Overlay And Pad C9-1(15mil,-1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (240.5mil,-988.5mil) on Top Overlay And Pad C8-2(235mil,-980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (242mil,-971mil) on Top Overlay And Pad C8-2(235mil,-980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (245.075mil,-1603.658mil) on Top Overlay And Pad C11-1(236.575mil,-1615.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (245.575mil,-1626.157mil) on Top Overlay And Pad C11-1(236.575mil,-1615.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (24mil,-1326mil) on Top Overlay And Pad C9-1(15mil,-1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (-45.5mil,-1305.5mil) on Top Overlay And Pad C9-2(-40mil,-1314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (-47mil,-1323mil) on Top Overlay And Pad C9-2(-40mil,-1314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (-53.498mil,-690.498mil) on Top Overlay And Pad C12-1(-44.998mil,-678.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (-53.998mil,-667.998mil) on Top Overlay And Pad C12-1(-44.998mil,-678.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (596.075mil,-1082.102mil) on Top Overlay And Pad C7-1(607.575mil,-1090.603mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (598.075mil,-1151.102mil) on Top Overlay And Pad C7-2(606.575mil,-1145.602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (615.575mil,-1152.602mil) on Top Overlay And Pad C7-2(606.575mil,-1145.602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (618.575mil,-1081.602mil) on Top Overlay And Pad C7-1(607.575mil,-1090.603mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Arc (831.772mil,-414.354mil) on Top Overlay And Pad U7-G(831.772mil,-459.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad *4-1(2170mil,-10mil) on Multi-Layer And Text "USB?" (2035.748mil,-107.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C10-1(1256.844mil,-1357.543mil) on Top Layer And Track (1243.845mil,-1385.543mil)(1266.844mil,-1385.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C10-1(1256.844mil,-1357.543mil) on Top Layer And Track (1282.844mil,-1367.543mil)(1282.844mil,-1347.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(1201.844mil,-1356.543mil) on Top Layer And Text "K1" (1168.268mil,-1389.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.593mil < 10mil) Between Pad C10-2(1201.844mil,-1356.543mil) on Top Layer And Track (1175.844mil,-1367.543mil)(1175.844mil,-1347.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad C10-2(1201.844mil,-1356.543mil) on Top Layer And Track (1196.844mil,-1384.543mil)(1214.844mil,-1384.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad C1-1(2190.354mil,-1243.843mil) on Top Layer And Track (2162.354mil,-1230.843mil)(2162.354mil,-1253.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C1-1(2190.354mil,-1243.843mil) on Top Layer And Track (2180.354mil,-1269.842mil)(2200.354mil,-1269.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C11-1(236.575mil,-1615.158mil) on Top Layer And Track (223.575mil,-1643.158mil)(246.575mil,-1643.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C11-1(236.575mil,-1615.158mil) on Top Layer And Track (262.575mil,-1625.157mil)(262.575mil,-1605.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.593mil < 10mil) Between Pad C11-2(181.575mil,-1614.158mil) on Top Layer And Track (155.575mil,-1605.158mil)(155.575mil,-1625.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad C11-2(181.575mil,-1614.158mil) on Top Layer And Track (176.575mil,-1642.158mil)(194.575mil,-1642.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C1-2(2191.354mil,-1188.843mil) on Top Layer And Track (2163.354mil,-1201.843mil)(2163.354mil,-1183.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-2(2191.354mil,-1188.843mil) on Top Layer And Track (2180.354mil,-1162.843mil)(2200.354mil,-1162.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(-44.998mil,-678.998mil) on Top Layer And Text "R16" (-37.913mil,-689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C12-1(-44.998mil,-678.998mil) on Top Layer And Track (-54.998mil,-650.998mil)(-31.997mil,-650.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C12-1(-44.998mil,-678.998mil) on Top Layer And Track (-70.997mil,-688.998mil)(-70.997mil,-668.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(10.002mil,-679.998mil) on Top Layer And Text "R16" (-37.913mil,-689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C12-2(10.002mil,-679.998mil) on Top Layer And Track (-2.998mil,-651.998mil)(15.002mil,-651.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C12-2(10.002mil,-679.998mil) on Top Layer And Track (36.002mil,-688.998mil)(36.002mil,-668.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad C2-1(1459mil,-1255mil) on Top Layer And Track (1431mil,-1265mil)(1431mil,-1242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C2-1(1459mil,-1255mil) on Top Layer And Track (1449mil,-1281mil)(1469mil,-1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C2-2(1460mil,-1200mil) on Top Layer And Track (1432mil,-1195mil)(1432mil,-1213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-2(1460mil,-1200mil) on Top Layer And Track (1449mil,-1174mil)(1469mil,-1174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad C3-1(1751.756mil,-260mil) on Top Layer And Track (1723.756mil,-270mil)(1723.756mil,-247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C3-1(1751.756mil,-260mil) on Top Layer And Track (1741.756mil,-286mil)(1761.756mil,-286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C3-2(1752.756mil,-205mil) on Top Layer And Track (1724.756mil,-218mil)(1724.756mil,-200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C3-2(1752.756mil,-205mil) on Top Layer And Track (1741.756mil,-179mil)(1761.756mil,-179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C4-1(1762.756mil,-535mil) on Top Layer And Track (1752.756mil,-509mil)(1772.756mil,-509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C4-1(1762.756mil,-535mil) on Top Layer And Track (1790.756mil,-548mil)(1790.756mil,-525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.768mil < 10mil) Between Pad C4-2(1761.756mil,-590mil) on Top Layer And Track (1752.756mil,-616mil)(1772.756mil,-616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C4-2(1761.756mil,-590mil) on Top Layer And Track (1789.756mil,-577mil)(1789.756mil,-595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C6-1(1140.661mil,-1090.603mil) on Top Layer And Track (1130.662mil,-1064.602mil)(1150.661mil,-1064.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C6-1(1140.661mil,-1090.603mil) on Top Layer And Track (1168.661mil,-1080.602mil)(1168.662mil,-1103.603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.768mil < 10mil) Between Pad C6-2(1139.661mil,-1145.602mil) on Top Layer And Track (1130.661mil,-1171.603mil)(1150.661mil,-1171.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C6-2(1139.661mil,-1145.602mil) on Top Layer And Track (1167.662mil,-1150.602mil)(1167.662mil,-1132.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C7-1(607.575mil,-1090.603mil) on Top Layer And Track (597.575mil,-1064.602mil)(617.575mil,-1064.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C7-1(607.575mil,-1090.603mil) on Top Layer And Track (635.575mil,-1103.602mil)(635.575mil,-1080.603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.768mil < 10mil) Between Pad C7-2(606.575mil,-1145.602mil) on Top Layer And Track (597.575mil,-1171.603mil)(617.575mil,-1171.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C7-2(606.575mil,-1145.602mil) on Top Layer And Track (634.575mil,-1132.602mil)(634.575mil,-1150.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C8-1(180mil,-979mil) on Top Layer And Track (154mil,-969mil)(154mil,-989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C8-1(180mil,-979mil) on Top Layer And Track (170mil,-951mil)(193mil,-951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C8-2(235mil,-980mil) on Top Layer And Track (222mil,-952mil)(240mil,-952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C8-2(235mil,-980mil) on Top Layer And Track (261mil,-989mil)(261mil,-969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(15mil,-1315mil) on Top Layer And Text "R13" (-37.913mil,-1327.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C9-1(15mil,-1315mil) on Top Layer And Track (2mil,-1343mil)(25mil,-1343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C9-1(15mil,-1315mil) on Top Layer And Track (41mil,-1325mil)(41mil,-1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-40mil,-1314mil) on Top Layer And Text "R13" (-37.913mil,-1327.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad C9-2(-40mil,-1314mil) on Top Layer And Track (-45mil,-1342mil)(-27mil,-1342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.593mil < 10mil) Between Pad C9-2(-40mil,-1314mil) on Top Layer And Track (-66mil,-1325mil)(-66mil,-1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-A(1214.988mil,-542.575mil) on Top Layer And Text "EC3" (1130.551mil,-589.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.62mil < 10mil) Between Pad D1-A(1214.988mil,-542.575mil) on Top Layer And Track (1186.988mil,-577.575mil)(1186.988mil,-524.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.62mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D1-A(1214.988mil,-542.575mil) on Top Layer And Track (1186.988mil,-578.575mil)(1240.988mil,-578.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.901mil < 10mil) Between Pad D1-A(1214.988mil,-542.575mil) on Top Layer And Track (1240.988mil,-578.575mil)(1242.988mil,-578.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-A(1214.988mil,-542.575mil) on Top Layer And Track (1242.988mil,-524.575mil)(1242.988mil,-578.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-K(1214.988mil,-472.575mil) on Top Layer And Track (1186.988mil,-438.826mil)(1186.988mil,-490.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.611mil < 10mil) Between Pad D1-K(1214.988mil,-472.575mil) on Top Layer And Track (1186.988mil,-438.826mil)(1216.739mil,-409.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-K(1214.988mil,-472.575mil) on Top Layer And Track (1242.988mil,-490.575mil)(1242.988mil,-435.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.619mil < 10mil) Between Pad D2-A(1315.244mil,-542.575mil) on Top Layer And Track (1287.244mil,-577.575mil)(1287.244mil,-524.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D2-A(1315.244mil,-542.575mil) on Top Layer And Track (1287.244mil,-578.575mil)(1341.244mil,-578.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad D2-A(1315.244mil,-542.575mil) on Top Layer And Track (1341.244mil,-578.575mil)(1343.244mil,-578.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-A(1315.244mil,-542.575mil) on Top Layer And Track (1343.244mil,-524.575mil)(1343.244mil,-578.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.667mil < 10mil) Between Pad D2-K(1315.244mil,-472.575mil) on Top Layer And Track (1287.244mil,-438.087mil)(1287.244mil,-438.826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.667mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-K(1315.244mil,-472.575mil) on Top Layer And Track (1287.244mil,-490.575mil)(1287.244mil,-438.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-K(1315.244mil,-472.575mil) on Top Layer And Track (1343.244mil,-490.575mil)(1343.244mil,-437.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad EC1-1(2075mil,-1190mil) on Multi-Layer And Track (1996.26mil,-1219.528mil)(2160mil,-1219.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC1-2(2075mil,-1249.055mil) on Multi-Layer And Track (1990mil,-1240mil)(2155mil,-1240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.919mil < 10mil) Between Pad EC1-2(2075mil,-1249.055mil) on Multi-Layer And Track (1996.26mil,-1219.528mil)(2160mil,-1219.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC1-2(2075mil,-1249.055mil) on Multi-Layer And Track (2000mil,-1255mil)(2150mil,-1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.87mil < 10mil) Between Pad EC1-2(2075mil,-1249.055mil) on Multi-Layer And Track (2005mil,-1270mil)(2145mil,-1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.199mil < 10mil) Between Pad EC1-2(2075mil,-1249.055mil) on Multi-Layer And Track (2020mil,-1285mil)(2130mil,-1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.199mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad EC2-1(1595mil,-1185mil) on Multi-Layer And Track (1516.26mil,-1214.528mil)(1680mil,-1214.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC2-2(1595mil,-1244.055mil) on Multi-Layer And Track (1510mil,-1235mil)(1675mil,-1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.919mil < 10mil) Between Pad EC2-2(1595mil,-1244.055mil) on Multi-Layer And Track (1516.26mil,-1214.528mil)(1680mil,-1214.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC2-2(1595mil,-1244.055mil) on Multi-Layer And Track (1520mil,-1250mil)(1670mil,-1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.87mil < 10mil) Between Pad EC2-2(1595mil,-1244.055mil) on Multi-Layer And Track (1525mil,-1265mil)(1665mil,-1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.199mil < 10mil) Between Pad EC2-2(1595mil,-1244.055mil) on Multi-Layer And Track (1540mil,-1280mil)(1650mil,-1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.199mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad EC3-1(1215.551mil,-735.848mil) on Multi-Layer And Track (1130.551mil,-706.32mil)(1294.291mil,-706.32mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.919mil < 10mil) Between Pad EC3-2(1215.551mil,-676.792mil) on Multi-Layer And Track (1130.551mil,-706.32mil)(1294.291mil,-706.32mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC3-2(1215.551mil,-676.792mil) on Multi-Layer And Track (1135.551mil,-685.848mil)(1300.551mil,-685.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC3-2(1215.551mil,-676.792mil) on Multi-Layer And Track (1140.551mil,-670.847mil)(1290.551mil,-670.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.87mil < 10mil) Between Pad EC3-2(1215.551mil,-676.792mil) on Multi-Layer And Track (1145.551mil,-655.848mil)(1285.551mil,-655.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad EC3-2(1215.551mil,-676.792mil) on Multi-Layer And Track (1160.551mil,-640.848mil)(1270.551mil,-640.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad EC4-1(690.551mil,-735.848mil) on Multi-Layer And Track (605.551mil,-706.32mil)(769.291mil,-706.32mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.919mil < 10mil) Between Pad EC4-2(690.551mil,-676.793mil) on Multi-Layer And Track (605.551mil,-706.32mil)(769.291mil,-706.32mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC4-2(690.551mil,-676.793mil) on Multi-Layer And Track (610.551mil,-685.848mil)(775.551mil,-685.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC4-2(690.551mil,-676.793mil) on Multi-Layer And Track (615.551mil,-670.848mil)(765.551mil,-670.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.87mil < 10mil) Between Pad EC4-2(690.551mil,-676.793mil) on Multi-Layer And Track (620.551mil,-655.848mil)(760.551mil,-655.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad EC4-2(690.551mil,-676.793mil) on Multi-Layer And Track (635.551mil,-640.848mil)(745.551mil,-640.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad EC5-1(695.551mil,-429.89mil) on Multi-Layer And Track (610.551mil,-400.362mil)(774.292mil,-400.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.919mil < 10mil) Between Pad EC5-2(695.551mil,-370.834mil) on Multi-Layer And Track (610.551mil,-400.362mil)(774.292mil,-400.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC5-2(695.551mil,-370.834mil) on Multi-Layer And Track (615.551mil,-379.89mil)(780.551mil,-379.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC5-2(695.551mil,-370.834mil) on Multi-Layer And Track (620.552mil,-364.89mil)(770.551mil,-364.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.87mil < 10mil) Between Pad EC5-2(695.551mil,-370.834mil) on Multi-Layer And Track (625.551mil,-349.89mil)(765.551mil,-349.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad EC5-2(695.551mil,-370.834mil) on Multi-Layer And Track (640.551mil,-334.89mil)(750.551mil,-334.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J2-2(1822.575mil,-1620.756mil) on Multi-Layer And Track (1572.575mil,-1570.756mil)(1972.575mil,-1570.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J2-2(1822.575mil,-1620.756mil) on Multi-Layer And Track (1572.575mil,-1670.756mil)(1972.575mil,-1670.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J2-3(1722.575mil,-1620.756mil) on Multi-Layer And Track (1572.575mil,-1570.756mil)(1972.575mil,-1570.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J2-3(1722.575mil,-1620.756mil) on Multi-Layer And Track (1572.575mil,-1670.756mil)(1972.575mil,-1670.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J2-4(1622.575mil,-1620.756mil) on Multi-Layer And Track (1572.575mil,-1570.756mil)(1972.575mil,-1570.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J2-4(1622.575mil,-1620.756mil) on Multi-Layer And Track (1572.575mil,-1670.756mil)(1972.575mil,-1670.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad K1-1(1203.268mil,-1457.189mil) on Multi-Layer And Track (1197.126mil,-1585.772mil)(1197.126mil,-1505.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad K1-1(1203.268mil,-1457.189mil) on Multi-Layer And Track (1247.126mil,-1435.772mil)(1427.126mil,-1435.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad K1-2(1203.268mil,-1634.354mil) on Multi-Layer And Track (1197.126mil,-1585.772mil)(1197.126mil,-1505.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad K1-2(1203.268mil,-1634.354mil) on Multi-Layer And Track (1247.126mil,-1655.772mil)(1427.126mil,-1655.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad K1-3(1470.984mil,-1634.354mil) on Multi-Layer And Track (1247.126mil,-1655.772mil)(1427.126mil,-1655.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad K1-3(1470.984mil,-1634.354mil) on Multi-Layer And Track (1477.126mil,-1585.772mil)(1477.126mil,-1505.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad K1-4(1470.984mil,-1457.189mil) on Multi-Layer And Track (1247.126mil,-1435.772mil)(1427.126mil,-1435.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad K1-4(1470.984mil,-1457.189mil) on Multi-Layer And Track (1477.126mil,-1585.772mil)(1477.126mil,-1505.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R10-1(183.15mil,-510mil) on Top Layer And Track (153.15mil,-485mil)(213.149mil,-485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R10-1(183.15mil,-510mil) on Top Layer And Track (153.15mil,-530mil)(153.15mil,-485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R10-1(183.15mil,-510mil) on Top Layer And Track (213.149mil,-530mil)(213.149mil,-485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R10-2(183.149mil,-572.992mil) on Top Layer And Track (153.149mil,-597mil)(153.15mil,-555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R10-2(183.149mil,-572.992mil) on Top Layer And Track (153.149mil,-597mil)(213.149mil,-597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R10-2(183.149mil,-572.992mil) on Top Layer And Track (213.149mil,-597mil)(213.149mil,-555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(1841.756mil,-210mil) on Top Layer And Text "R4" (1822.756mil,-239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-1(1841.756mil,-210mil) on Top Layer And Track (1816.756mil,-180mil)(1861.756mil,-180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R1-1(1841.756mil,-210mil) on Top Layer And Track (1816.756mil,-240mil)(1816.756mil,-180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-1(1841.756mil,-210mil) on Top Layer And Track (1816.756mil,-240mil)(1861.756mil,-240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R11-1(1343.583mil,-1360mil) on Top Layer And Track (1318.583mil,-1330mil)(1363.583mil,-1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R11-1(1343.583mil,-1360mil) on Top Layer And Track (1318.583mil,-1390mil)(1318.583mil,-1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R11-1(1343.583mil,-1360mil) on Top Layer And Track (1318.583mil,-1390mil)(1363.583mil,-1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R11-2(1406.575mil,-1360mil) on Top Layer And Track (1388.583mil,-1330mil)(1430.583mil,-1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R11-2(1406.575mil,-1360mil) on Top Layer And Track (1388.583mil,-1390mil)(1430.583mil,-1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R11-2(1406.575mil,-1360mil) on Top Layer And Track (1430.583mil,-1390mil)(1430.583mil,-1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.93mil < 10mil) Between Pad R1-2(1904.748mil,-210mil) on Top Layer And Text "R4" (1822.756mil,-239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-2(1904.748mil,-210mil) on Top Layer And Track (1886.756mil,-180mil)(1928.756mil,-180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-2(1904.748mil,-210mil) on Top Layer And Track (1886.756mil,-240mil)(1928.756mil,-240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R1-2(1904.748mil,-210mil) on Top Layer And Track (1928.756mil,-240mil)(1928.756mil,-180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R12-1(93.15mil,-510mil) on Top Layer And Track (123.15mil,-530mil)(123.15mil,-485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R12-1(93.15mil,-510mil) on Top Layer And Track (63.15mil,-485mil)(123.15mil,-485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R12-1(93.15mil,-510mil) on Top Layer And Track (63.15mil,-530mil)(63.15mil,-485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(93.15mil,-572.992mil) on Top Layer And Text "U5" (57.15mil,-599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R12-2(93.15mil,-572.992mil) on Top Layer And Track (123.15mil,-597mil)(123.15mil,-555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R12-2(93.15mil,-572.992mil) on Top Layer And Track (63.149mil,-597mil)(123.15mil,-597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R12-2(93.15mil,-572.992mil) on Top Layer And Track (63.149mil,-597mil)(63.15mil,-555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R13-1(-8.913mil,-1445.158mil) on Top Layer And Track (21.087mil,-1470.157mil)(21.087mil,-1425.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R13-1(-8.913mil,-1445.158mil) on Top Layer And Track (-38.913mil,-1470.157mil)(21.087mil,-1470.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R13-1(-8.913mil,-1445.158mil) on Top Layer And Track (-38.913mil,-1470.157mil)(-38.913mil,-1425.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R13-2(-8.913mil,-1382.166mil) on Top Layer And Track (21.087mil,-1400.158mil)(21.087mil,-1358.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R13-2(-8.913mil,-1382.166mil) on Top Layer And Track (-38.913mil,-1358.158mil)(21.087mil,-1358.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R13-2(-8.913mil,-1382.166mil) on Top Layer And Track (-38.913mil,-1400.158mil)(-38.913mil,-1358.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.738mil < 10mil) Between Pad R14-1(133.15mil,-1183.15mil) on Top Layer And Text "U6" (57.15mil,-1217.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R14-1(133.15mil,-1183.15mil) on Top Layer And Track (103.15mil,-1208.149mil)(103.15mil,-1163.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R14-1(133.15mil,-1183.15mil) on Top Layer And Track (103.15mil,-1208.149mil)(163.15mil,-1208.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R14-1(133.15mil,-1183.15mil) on Top Layer And Track (163.15mil,-1208.149mil)(163.15mil,-1163.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R14-2(133.15mil,-1120.158mil) on Top Layer And Track (103.15mil,-1096.149mil)(163.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R14-2(133.15mil,-1120.158mil) on Top Layer And Track (103.15mil,-1138.149mil)(103.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R14-2(133.15mil,-1120.158mil) on Top Layer And Track (163.15mil,-1138.15mil)(163.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R15-1(1091.575mil,-398.913mil) on Top Layer And Track (1061.575mil,-373.913mil)(1121.575mil,-373.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R15-1(1091.575mil,-398.913mil) on Top Layer And Track (1061.575mil,-418.913mil)(1061.575mil,-373.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R15-1(1091.575mil,-398.913mil) on Top Layer And Track (1121.575mil,-418.913mil)(1121.575mil,-373.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R15-2(1091.575mil,-461.905mil) on Top Layer And Track (1061.575mil,-485.913mil)(1061.575mil,-443.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R15-2(1091.575mil,-461.905mil) on Top Layer And Track (1061.575mil,-485.913mil)(1121.575mil,-485.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R15-2(1091.575mil,-461.905mil) on Top Layer And Track (1121.575mil,-485.913mil)(1121.575mil,-443.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R16-1(-8.913mil,-745mil) on Top Layer And Track (21.087mil,-765mil)(21.087mil,-720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R16-1(-8.913mil,-745mil) on Top Layer And Track (-38.913mil,-720mil)(21.087mil,-720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R16-1(-8.913mil,-745mil) on Top Layer And Track (-38.913mil,-765mil)(-38.913mil,-720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R16-2(-8.913mil,-807.992mil) on Top Layer And Track (21.087mil,-832mil)(21.087mil,-790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R16-2(-8.913mil,-807.992mil) on Top Layer And Track (-38.913mil,-832mil)(21.087mil,-832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R16-2(-8.913mil,-807.992mil) on Top Layer And Track (-38.913mil,-832mil)(-38.913mil,-790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R17-1(213.15mil,-1121.149mil) on Top Layer And Track (183.15mil,-1096.149mil)(243.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R17-1(213.15mil,-1121.149mil) on Top Layer And Track (183.15mil,-1141.149mil)(183.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R17-1(213.15mil,-1121.149mil) on Top Layer And Track (243.15mil,-1141.149mil)(243.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R17-2(213.15mil,-1184.141mil) on Top Layer And Track (183.15mil,-1208.149mil)(183.15mil,-1166.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R17-2(213.15mil,-1184.141mil) on Top Layer And Track (183.15mil,-1208.149mil)(243.15mil,-1208.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R17-2(213.15mil,-1184.141mil) on Top Layer And Track (243.15mil,-1166.149mil)(243.15mil,-1208.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(53.15mil,-1183.15mil) on Top Layer And Text "U6" (57.15mil,-1217.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R18-1(53.15mil,-1183.15mil) on Top Layer And Track (23.15mil,-1208.149mil)(23.15mil,-1163.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R18-1(53.15mil,-1183.15mil) on Top Layer And Track (23.15mil,-1208.149mil)(83.15mil,-1208.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R18-1(53.15mil,-1183.15mil) on Top Layer And Track (83.15mil,-1208.149mil)(83.15mil,-1163.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R18-2(53.15mil,-1120.158mil) on Top Layer And Track (23.15mil,-1096.149mil)(83.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R18-2(53.15mil,-1120.158mil) on Top Layer And Track (23.15mil,-1138.15mil)(23.15mil,-1096.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R18-2(53.15mil,-1120.158mil) on Top Layer And Track (83.15mil,-1096.149mil)(83.15mil,-1138.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R19-1(1001.575mil,-460.913mil) on Top Layer And Track (1031.575mil,-485.913mil)(1031.575mil,-440.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R19-1(1001.575mil,-460.913mil) on Top Layer And Track (971.575mil,-485.913mil)(1031.575mil,-485.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R19-1(1001.575mil,-460.913mil) on Top Layer And Track (971.575mil,-485.913mil)(971.575mil,-440.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R19-2(1001.575mil,-397.921mil) on Top Layer And Track (1031.575mil,-373.913mil)(1031.575mil,-415.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R19-2(1001.575mil,-397.921mil) on Top Layer And Track (971.575mil,-373.913mil)(1031.575mil,-373.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R19-2(1001.575mil,-397.921mil) on Top Layer And Track (971.575mil,-373.913mil)(971.575mil,-415.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R2-1(1217.988mil,-274.583mil) on Top Layer And Track (1187.988mil,-249.583mil)(1247.988mil,-249.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-1(1217.988mil,-274.583mil) on Top Layer And Track (1187.988mil,-294.583mil)(1187.988mil,-249.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-1(1217.988mil,-274.583mil) on Top Layer And Track (1247.988mil,-294.583mil)(1247.988mil,-249.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(1217.988mil,-337.575mil) on Top Layer And Text "D1" (1189mil,-379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-2(1217.988mil,-337.575mil) on Top Layer And Track (1187.988mil,-361.583mil)(1187.988mil,-319.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R2-2(1217.988mil,-337.575mil) on Top Layer And Track (1187.988mil,-361.583mil)(1247.988mil,-361.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-2(1217.988mil,-337.575mil) on Top Layer And Track (1247.988mil,-361.583mil)(1247.988mil,-319.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R3-1(1318.244mil,-274.583mil) on Top Layer And Track (1288.244mil,-249.583mil)(1348.244mil,-249.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-1(1318.244mil,-274.583mil) on Top Layer And Track (1288.244mil,-294.583mil)(1288.244mil,-249.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-1(1318.244mil,-274.583mil) on Top Layer And Track (1348.244mil,-294.583mil)(1348.244mil,-249.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(1318.244mil,-337.575mil) on Top Layer And Text "D2" (1289mil,-380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-2(1318.244mil,-337.575mil) on Top Layer And Track (1288.244mil,-361.583mil)(1288.244mil,-319.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R3-2(1318.244mil,-337.575mil) on Top Layer And Track (1288.244mil,-361.583mil)(1348.244mil,-361.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-2(1318.244mil,-337.575mil) on Top Layer And Track (1348.244mil,-319.583mil)(1348.244mil,-361.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R4-1(1851.756mil,-295mil) on Top Layer And Track (1821.756mil,-270mil)(1881.756mil,-270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-1(1851.756mil,-295mil) on Top Layer And Track (1821.756mil,-315mil)(1821.756mil,-270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-1(1851.756mil,-295mil) on Top Layer And Track (1881.756mil,-315mil)(1881.756mil,-270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-2(1851.756mil,-357.992mil) on Top Layer And Track (1821.756mil,-382mil)(1821.756mil,-340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R4-2(1851.756mil,-357.992mil) on Top Layer And Track (1821.756mil,-382mil)(1881.756mil,-382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-2(1851.756mil,-357.992mil) on Top Layer And Track (1881.756mil,-382mil)(1881.756mil,-340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(1537.567mil,-700mil) on Top Layer And Text "R6" (1513.567mil,-735.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-1(1537.567mil,-700mil) on Top Layer And Track (1512.567mil,-670mil)(1557.567mil,-670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R5-1(1537.567mil,-700mil) on Top Layer And Track (1512.567mil,-730mil)(1512.567mil,-670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-1(1537.567mil,-700mil) on Top Layer And Track (1512.567mil,-730mil)(1557.567mil,-730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad R5-2(1600.559mil,-700mil) on Top Layer And Text "R6" (1513.567mil,-735.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-2(1600.559mil,-700mil) on Top Layer And Track (1582.567mil,-670mil)(1624.567mil,-670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-2(1600.559mil,-700mil) on Top Layer And Track (1582.567mil,-730mil)(1624.567mil,-730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R5-2(1600.559mil,-700mil) on Top Layer And Track (1624.567mil,-730mil)(1624.567mil,-670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(1537.567mil,-796.667mil) on Top Layer And Text "R7" (1513.567mil,-832.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-1(1537.567mil,-796.667mil) on Top Layer And Track (1512.567mil,-766.667mil)(1557.567mil,-766.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R6-1(1537.567mil,-796.667mil) on Top Layer And Track (1512.567mil,-826.667mil)(1512.567mil,-766.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-1(1537.567mil,-796.667mil) on Top Layer And Track (1512.567mil,-826.667mil)(1557.567mil,-826.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.929mil < 10mil) Between Pad R6-2(1600.559mil,-796.667mil) on Top Layer And Text "R7" (1513.567mil,-832.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-2(1600.559mil,-796.667mil) on Top Layer And Track (1582.567mil,-766.667mil)(1624.567mil,-766.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-2(1600.559mil,-796.667mil) on Top Layer And Track (1582.567mil,-826.667mil)(1624.567mil,-826.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R6-2(1600.559mil,-796.667mil) on Top Layer And Track (1624.567mil,-826.667mil)(1624.567mil,-766.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(1537.567mil,-893.333mil) on Top Layer And Text "R9" (1513.575mil,-928.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-1(1537.567mil,-893.333mil) on Top Layer And Track (1512.567mil,-863.333mil)(1557.567mil,-863.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R7-1(1537.567mil,-893.333mil) on Top Layer And Track (1512.567mil,-923.333mil)(1512.567mil,-863.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-1(1537.567mil,-893.333mil) on Top Layer And Track (1512.567mil,-923.333mil)(1557.567mil,-923.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.921mil < 10mil) Between Pad R7-2(1600.559mil,-893.333mil) on Top Layer And Text "R9" (1513.575mil,-928.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-2(1600.559mil,-893.333mil) on Top Layer And Track (1582.567mil,-863.333mil)(1624.567mil,-863.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-2(1600.559mil,-893.333mil) on Top Layer And Track (1582.567mil,-923.333mil)(1624.567mil,-923.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R7-2(1600.559mil,-893.333mil) on Top Layer And Track (1624.567mil,-923.333mil)(1624.567mil,-863.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R8-1(1785mil,-1510mil) on Top Layer And Track (1760mil,-1480mil)(1805mil,-1480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R8-1(1785mil,-1510mil) on Top Layer And Track (1760mil,-1540mil)(1760mil,-1480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R8-1(1785mil,-1510mil) on Top Layer And Track (1760mil,-1540mil)(1805mil,-1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R8-2(1847.992mil,-1510mil) on Top Layer And Track (1830mil,-1480mil)(1872mil,-1480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R8-2(1847.992mil,-1510mil) on Top Layer And Track (1830mil,-1540mil)(1872mil,-1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R8-2(1847.992mil,-1510mil) on Top Layer And Track (1872mil,-1480mil)(1872mil,-1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R9-1(1599.567mil,-990mil) on Top Layer And Track (1579.567mil,-1020mil)(1624.567mil,-1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R9-1(1599.567mil,-990mil) on Top Layer And Track (1579.567mil,-960mil)(1624.567mil,-960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R9-1(1599.567mil,-990mil) on Top Layer And Track (1624.567mil,-1020mil)(1624.567mil,-960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R9-2(1536.575mil,-990mil) on Top Layer And Track (1512.567mil,-1020mil)(1554.567mil,-1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R9-2(1536.575mil,-990mil) on Top Layer And Track (1512.567mil,-960mil)(1512.567mil,-1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R9-2(1536.575mil,-990mil) on Top Layer And Track (1512.567mil,-960mil)(1554.567mil,-960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad S1-1(2198.74mil,-668.15mil) on Multi-Layer And Track (1981.654mil,-625.575mil)(2254.653mil,-625.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.611mil < 10mil) Between Pad S1-1(2198.74mil,-668.15mil) on Multi-Layer And Track (2195mil,-741.575mil)(2195mil,-666.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Pad S1-2(2120mil,-668.15mil) on Multi-Layer And Track (1981.654mil,-625.575mil)(2254.653mil,-625.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.325mil < 10mil) Between Pad S1-2(2120mil,-668.15mil) on Multi-Layer And Track (2120mil,-721.575mil)(2120mil,-666.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Pad S1-3(2041.26mil,-668.15mil) on Multi-Layer And Track (1981.654mil,-625.575mil)(2254.653mil,-625.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.065mil < 10mil) Between Pad S1-3(2041.26mil,-668.15mil) on Multi-Layer And Track (2045mil,-706.575mil)(2045mil,-666.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.036mil < 10mil) Between Pad S1-3(2041.26mil,-668.15mil) on Multi-Layer And Track (2045mil,-741.575mil)(2045mil,-706.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.518mil < 10mil) Between Pad S1-4(2041.26mil,-865mil) on Multi-Layer And Track (1981.654mil,-906.575mil)(2254.653mil,-906.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.529mil < 10mil) Between Pad S1-4(2041.26mil,-865mil) on Multi-Layer And Track (2045mil,-866.575mil)(2045mil,-791.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.518mil < 10mil) Between Pad S1-5(2120mil,-865mil) on Multi-Layer And Track (1981.654mil,-906.575mil)(2254.653mil,-906.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad S1-5(2120mil,-865mil) on Multi-Layer And Track (2120mil,-866.575mil)(2120mil,-811.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.518mil < 10mil) Between Pad S1-6(2198.74mil,-865mil) on Multi-Layer And Track (1981.654mil,-906.575mil)(2254.653mil,-906.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.918mil < 10mil) Between Pad S1-6(2198.74mil,-865mil) on Multi-Layer And Track (2195mil,-866.575mil)(2195mil,-791.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.918mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.22mil < 10mil) Between Pad U1-1(1745mil,-1325mil) on Top Layer And Track (1705mil,-1282mil)(1716mil,-1282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(1835mil,-1105mil) on Top Layer And Track (1705mil,-1162mil)(1965mil,-1162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad U1-3(1925mil,-1325mil) on Top Layer And Track (1954mil,-1282mil)(1965mil,-1282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad U2-1(1663.291mil,-400mil) on Top Layer And Track (1610.024mil,-423.425mil)(1610.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad U2-2(1663.291mil,-350mil) on Top Layer And Track (1610.024mil,-423.425mil)(1610.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad U2-3(1663.291mil,-300mil) on Top Layer And Track (1610.024mil,-423.425mil)(1610.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad U2-4(1663.291mil,-250mil) on Top Layer And Track (1610.024mil,-423.425mil)(1610.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U2-5(1446.756mil,-250mil) on Top Layer And Track (1500.024mil,-423.425mil)(1500.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U2-6(1446.756mil,-300mil) on Top Layer And Track (1500.024mil,-423.425mil)(1500.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U2-7(1446.756mil,-350mil) on Top Layer And Track (1500.024mil,-423.425mil)(1500.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U2-8(1446.756mil,-400mil) on Top Layer And Track (1500.024mil,-423.425mil)(1500.024mil,-226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad U3-1(1060.551mil,-793.131mil) on Top Layer And Track (1007.284mil,-619.706mil)(1007.284mil,-816.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad U3-2(1060.551mil,-743.131mil) on Top Layer And Track (1007.284mil,-619.706mil)(1007.284mil,-816.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad U3-3(1060.551mil,-693.131mil) on Top Layer And Track (1007.284mil,-619.706mil)(1007.284mil,-816.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad U3-4(1060.551mil,-643.131mil) on Top Layer And Track (1007.284mil,-619.706mil)(1007.284mil,-816.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U3-5(844.016mil,-643.131mil) on Top Layer And Track (897.284mil,-816.556mil)(897.284mil,-619.706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U3-6(844.016mil,-693.131mil) on Top Layer And Track (897.284mil,-816.556mil)(897.284mil,-619.706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U3-7(844.016mil,-743.131mil) on Top Layer And Track (897.284mil,-816.556mil)(897.284mil,-619.706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U3-8(844.016mil,-793.131mil) on Top Layer And Track (897.284mil,-816.556mil)(897.284mil,-619.706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.749mil < 10mil) Between Pad U4-25(753.307mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(751.575mil,-1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.749mil < 10mil) Between Pad U4-25(753.307mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-26(772.992mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-27(792.677mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-28(812.362mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-29(832.047mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-30(851.732mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-31(871.417mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-32(891.102mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-33(910.787mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-34(930.472mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-35(950.158mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Pad U4-36(969.842mil,-1630.417mil) on Top Layer And Track (751.575mil,-1575mil)(971.575mil,-1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.797mil < 10mil) Between Pad U4-36(969.842mil,-1630.417mil) on Top Layer And Track (971.575mil,-1575mil)(971.575mil,-1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad U5-1(228.15mil,-670mil) on Top Layer And Track (54.724mil,-723.268mil)(251.575mil,-723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad U5-2(178.15mil,-670mil) on Top Layer And Track (54.724mil,-723.268mil)(251.575mil,-723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad U5-3(128.15mil,-670mil) on Top Layer And Track (54.724mil,-723.268mil)(251.575mil,-723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad U5-4(78.15mil,-670mil) on Top Layer And Track (54.724mil,-723.268mil)(251.575mil,-723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U5-5(78.15mil,-886.535mil) on Top Layer And Track (54.724mil,-833.268mil)(251.575mil,-833.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U5-6(128.15mil,-886.535mil) on Top Layer And Track (54.724mil,-833.268mil)(251.575mil,-833.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-7(178.15mil,-886.535mil) on Top Layer And Text "C8" (155.85mil,-921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U5-7(178.15mil,-886.535mil) on Top Layer And Track (54.724mil,-833.268mil)(251.575mil,-833.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.149mil < 10mil) Between Pad U5-8(228.15mil,-886.535mil) on Top Layer And Text "C8" (155.85mil,-921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U5-8(228.15mil,-886.535mil) on Top Layer And Track (54.724mil,-833.268mil)(251.575mil,-833.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad U6-1(228.15mil,-1288.622mil) on Top Layer And Track (54.724mil,-1341.89mil)(251.575mil,-1341.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad U6-2(178.15mil,-1288.622mil) on Top Layer And Track (54.724mil,-1341.89mil)(251.575mil,-1341.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad U6-3(128.15mil,-1288.622mil) on Top Layer And Track (54.724mil,-1341.89mil)(251.575mil,-1341.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad U6-4(78.15mil,-1288.622mil) on Top Layer And Track (54.724mil,-1341.89mil)(251.575mil,-1341.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U6-5(78.15mil,-1505.158mil) on Top Layer And Track (54.724mil,-1451.89mil)(251.575mil,-1451.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U6-6(128.15mil,-1505.158mil) on Top Layer And Track (54.724mil,-1451.89mil)(251.575mil,-1451.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-7(178.15mil,-1505.158mil) on Top Layer And Text "C11" (157.575mil,-1555.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U6-7(178.15mil,-1505.158mil) on Top Layer And Track (54.724mil,-1451.89mil)(251.575mil,-1451.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-8(228.15mil,-1505.158mil) on Top Layer And Text "C11" (157.575mil,-1555.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad U6-8(228.15mil,-1505.158mil) on Top Layer And Track (54.724mil,-1451.89mil)(251.575mil,-1451.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.614mil < 10mil) Between Pad USB?-0(2200.748mil,-167.283mil) on Multi-Layer And Track (2080.748mil,-145mil)(2154.764mil,-145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.572mil < 10mil) Between Pad USB?-0(2200.748mil,-452.716mil) on Multi-Layer And Track (2080.748mil,-475mil)(2154.764mil,-475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.572mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.976mil < 10mil) Between Pad USB?-1(2086.575mil,-361.181mil) on Top Layer And Track (2031.575mil,-346.181mil)(2046.575mil,-361.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.976mil < 10mil) Between Pad USB?-1(2086.575mil,-361.181mil) on Top Layer And Track (2031.575mil,-376.181mil)(2046.575mil,-361.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB?-1(2086.575mil,-361.181mil) on Top Layer And Track (2126.929mil,-374.961mil)(2126.929mil,-249.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB?-2(2086.575mil,-335.591mil) on Top Layer And Track (2126.929mil,-374.961mil)(2126.929mil,-249.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB?-3(2086.575mil,-310mil) on Top Layer And Track (2126.929mil,-374.961mil)(2126.929mil,-249.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB?-4(2086.575mil,-284.409mil) on Top Layer And Track (2126.929mil,-374.961mil)(2126.929mil,-249.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB?-5(2086.575mil,-258.819mil) on Top Layer And Track (2126.929mil,-374.961mil)(2126.929mil,-249.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
Rule Violations :356

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1194.844mil,-1365.543mil) on Top Overlay And Text "K1" (1168.268mil,-1389.599mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.424mil < 10mil) Between Arc (1196.344mil,-1348.043mil) on Top Overlay And Text "K1" (1168.268mil,-1389.599mil) on Top Overlay Silk Text to Silk Clearance [3.424mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (15.502mil,-688.498mil) on Top Overlay And Text "R16" (-37.913mil,-689mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (17.003mil,-670.997mil) on Top Overlay And Text "R16" (-37.913mil,-689mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (23.5mil,-1303.5mil) on Top Overlay And Text "R13" (-37.913mil,-1327.158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (24mil,-1326mil) on Top Overlay And Text "R13" (-37.913mil,-1327.158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.143mil < 10mil) Between Arc (-45.5mil,-1305.5mil) on Top Overlay And Text "R13" (-37.913mil,-1327.158mil) on Top Overlay Silk Text to Silk Clearance [3.143mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Arc (-47mil,-1323mil) on Top Overlay And Text "R13" (-37.913mil,-1327.158mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (1189mil,-379mil) on Top Overlay And Track (1187.988mil,-361.583mil)(1187.988mil,-319.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (1189mil,-379mil) on Top Overlay And Track (1187.988mil,-361.583mil)(1247.988mil,-361.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (1289mil,-380mil) on Top Overlay And Track (1288.244mil,-361.583mil)(1288.244mil,-319.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (1289mil,-380mil) on Top Overlay And Track (1288.244mil,-361.583mil)(1348.244mil,-361.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (1289mil,-380mil) on Top Overlay And Track (1348.244mil,-319.583mil)(1348.244mil,-361.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "EC3" (1130.551mil,-589.848mil) on Top Overlay And Track (1186.988mil,-577.575mil)(1186.988mil,-524.575mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "EC3" (1130.551mil,-589.848mil) on Top Overlay And Track (1186.988mil,-577.575mil)(1186.988mil,-578.575mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "EC3" (1130.551mil,-589.848mil) on Top Overlay And Track (1186.988mil,-578.575mil)(1240.988mil,-578.575mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1168.268mil,-1389.599mil) on Top Overlay And Track (1175.844mil,-1367.543mil)(1175.844mil,-1347.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1168.268mil,-1389.599mil) on Top Overlay And Track (1196.844mil,-1384.543mil)(1214.844mil,-1384.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (154.15mil,-454mil) on Top Overlay And Text "R12" (64.15mil,-454mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (-37.913mil,-1327.158mil) on Top Overlay And Track (-1mil,-1286mil)(25mil,-1286mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.906mil < 10mil) Between Text "R13" (-37.913mil,-1327.158mil) on Top Overlay And Track (2mil,-1343mil)(25mil,-1343mil) on Top Overlay Silk Text to Silk Clearance [8.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (-37.913mil,-1327.158mil) on Top Overlay And Track (41mil,-1325mil)(41mil,-1305mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.232mil < 10mil) Between Text "R13" (-37.913mil,-1327.158mil) on Top Overlay And Track (-45mil,-1285mil)(-29mil,-1285mil) on Top Overlay Silk Text to Silk Clearance [0.232mil]
   Violation between Silk To Silk Clearance Constraint: (7.906mil < 10mil) Between Text "R13" (-37.913mil,-1327.158mil) on Top Overlay And Track (-45mil,-1342mil)(-27mil,-1342mil) on Top Overlay Silk Text to Silk Clearance [7.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (104.15mil,-1065.158mil) on Top Overlay And Text "R17" (184.15mil,-1065.158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (104.15mil,-1065.158mil) on Top Overlay And Text "R18" (24.15mil,-1065.158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (1062.575mil,-342.417mil) on Top Overlay And Text "R19" (972.575mil,-342.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (-37.913mil,-689mil) on Top Overlay And Track (-2.998mil,-651.998mil)(15.002mil,-651.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (-37.913mil,-689mil) on Top Overlay And Track (36.002mil,-688.998mil)(36.002mil,-668.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (-37.913mil,-689mil) on Top Overlay And Track (-54.998mil,-650.998mil)(-31.997mil,-650.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1822.756mil,-239mil) on Top Overlay And Track (1816.756mil,-240mil)(1816.756mil,-180mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1822.756mil,-239mil) on Top Overlay And Track (1816.756mil,-240mil)(1861.756mil,-240mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.56mil < 10mil) Between Text "R4" (1822.756mil,-239mil) on Top Overlay And Track (1886.756mil,-240mil)(1928.756mil,-240mil) on Top Overlay Silk Text to Silk Clearance [3.56mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (1513.567mil,-735.667mil) on Top Overlay And Track (1512.567mil,-730mil)(1512.567mil,-670mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (1513.567mil,-735.667mil) on Top Overlay And Track (1512.567mil,-730mil)(1557.567mil,-730mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.687mil < 10mil) Between Text "R6" (1513.567mil,-735.667mil) on Top Overlay And Track (1582.567mil,-730mil)(1624.567mil,-730mil) on Top Overlay Silk Text to Silk Clearance [2.687mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (1513.567mil,-832.333mil) on Top Overlay And Track (1512.567mil,-826.667mil)(1512.567mil,-766.667mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (1513.567mil,-832.333mil) on Top Overlay And Track (1512.567mil,-826.667mil)(1557.567mil,-826.667mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (1513.575mil,-928.575mil) on Top Overlay And Track (1512.567mil,-923.333mil)(1512.567mil,-863.333mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (1513.575mil,-928.575mil) on Top Overlay And Track (1512.567mil,-923.333mil)(1557.567mil,-923.333mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.694mil < 10mil) Between Text "R9" (1513.575mil,-928.575mil) on Top Overlay And Track (1582.567mil,-923.333mil)(1624.567mil,-923.333mil) on Top Overlay Silk Text to Silk Clearance [2.694mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (1706mil,-975.398mil) on Top Overlay And Track (1657.543mil,-945mil)(1857.543mil,-945mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (57.15mil,-599mil) on Top Overlay And Track (123.15mil,-597mil)(123.15mil,-555mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (57.15mil,-599mil) on Top Overlay And Track (63.149mil,-597mil)(123.15mil,-597mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (57.15mil,-599mil) on Top Overlay And Track (63.149mil,-597mil)(63.15mil,-555mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (57.15mil,-1217.158mil) on Top Overlay And Track (103.15mil,-1208.149mil)(103.15mil,-1163.149mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (57.15mil,-1217.158mil) on Top Overlay And Track (103.15mil,-1208.149mil)(163.15mil,-1208.149mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (57.15mil,-1217.158mil) on Top Overlay And Track (23.15mil,-1208.149mil)(83.15mil,-1208.149mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (57.15mil,-1217.158mil) on Top Overlay And Track (83.15mil,-1208.149mil)(83.15mil,-1163.149mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :49

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 426
Waived Violations : 0
Time Elapsed        : 00:00:00