
#####  START OF RAM REPORT FOR COMPILE POINT: miv_rv32_expipe_Z77  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                           DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem[31:0]       RAM                DEFAULT            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_mem_0_0         64X12             0                  0       0(0/0/0)                     1(0/0/1)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                             MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_mem_0_1         64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                             MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_mem_0_2         64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1[31:0]     RAM                DEFAULT            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1_mem_1_0_0     64X12             0                  0       0(0/0/0)                     1(0/0/1)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                             MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1_mem_1_0_1     64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                             MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1_mem_1_0_2     64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
====================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                   PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_emi_req_write_1     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
=========================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: miv_rv32_expipe_Z77  #####

