<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/Artery/AT32F402_405/common/dma/dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_e347ebbf9c2e97072cc576cfce030776.html">Artery</a></li><li class="navelem"><a class="el" href="dir_72dd46d14876582dbd9d8e60985606a4.html">AT32F402_405</a></li><li class="navelem"><a class="el" href="dir_92bf4ea206a0b0b297898137ec3f6de1.html">common</a></li><li class="navelem"><a class="el" href="dir_fc18ab85189c1e50163d214c15c66644.html">dma</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __HAL_DRIVER_ARTERY_AT32F402_405_DMA_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __HAL_DRIVER_ARTERY_AT32F402_405_DMA_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__hal__cfg_8h.html">hal/vsf_hal_cfg.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if VSF_HAL_USE_DMA == ENABLED</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// HW/IPCore</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__template__hal__driver_8h.html">hal/driver/common/template/vsf_template_hal_driver.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*\note Refer to template/README.md for usage cases.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *      For peripheral drivers, blackbox mode is recommended but not required, reimplementation part MUST be open.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *      For IPCore drivers, class structure, MULTI_CLASS configuration, reimplementation and class APIs should be open to user.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> *      For emulated drivers, **** No reimplementation ****.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*\note Includes CAN ONLY be put here. */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*\note If current header is for a peripheral driver(hw driver), and inherit from an IPCore driver, include IPCore header here. */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// HW</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*\note hw DMA driver can reimplement following types:</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> *      To enable reimplementation, please enable macro below:</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE for vsf_dma_channel_mode_t</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK for vsf_dma_irq_mask_t</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT for vsf_dma_channel_hint_t</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG for vsf_dma_channel_cfg_t</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG for vsf_dma_channel_sg_cfg_t</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_STATUS for vsf_dma_status_t</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG for vsf_dma_cfg_t</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CAPABILITY for vsf_dma_capability_t</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> *      Reimplementation is used for optimization hw/IPCore drivers, reimplement the bit mask according to hw registers.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> *      *** DO NOT reimplement these in emulated drivers. ***</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#aa9c89802e1731cbdf8ef58d26a12af72">   64</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE ENABLED</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#afad795cd4ecb5e1a611e409b0b9e87b4">   65</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK     ENABLED</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a924f227a5d85ac01bab6566c7011597f">   66</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG  ENABLED</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a4bcd3d6ed7503d459094fef216d3aac1">   67</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT ENABLED</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a408fc835e197a106ff5caf7257df6a2b">   68</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG          ENABLED</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// HW/IPCore, not for emulated drivers</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE == ENABLED</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">   76</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a> {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">// 4|14: DMA_CxCTRL.DTS(4) | DMA_CxCTRL.M2M(14)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12">   78</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12">VSF_DMA_MEMORY_TO_MEMORY</a>                    = (1 &lt;&lt; 14) | (0 &lt;&lt; 4),</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b">   79</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b">VSF_DMA_MEMORY_TO_PERIPHERAL</a>                = (0 &lt;&lt; 14) | (1 &lt;&lt; 4),</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26">   80</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26">VSF_DMA_PERIPHERAL_TO_MEMORY</a>                = (0 &lt;&lt; 14) | (0 &lt;&lt; 4),</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="comment">// VSF_DMA_SRC_XXX and VSF_DMA_DST_XXX will be switched, according to dma mode by driver software</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// so VSF_DMA_SRC_XXX and VSF_DMA_DST_XXX are just place holder</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// 6: DMA_CxCTRL.PINCM(6)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645">   86</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645">VSF_DMA_SRC_ADDR_INCREMENT</a>                  = (1 &lt;&lt; 6),</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69">   87</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69">VSF_DMA_SRC_ADDR_NO_CHANGE</a>                  = (0 &lt;&lt; 6),</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// 8..9: DMA_CxCTRL.PWIDTH(8..9)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502">   89</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502">VSF_DMA_SRC_WIDTH_BYTE_1</a>                    = (0 &lt;&lt; 8),</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e">   90</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e">VSF_DMA_SRC_WIDTH_BYTES_2</a>                   = (1 &lt;&lt; 8),</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f">   91</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f">VSF_DMA_SRC_WIDTH_BYTES_4</a>                   = (2 &lt;&lt; 8),</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="comment">// 7: DMA_CxCTRL.MIMCM(7)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea">   94</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea">VSF_DMA_DST_ADDR_INCREMENT</a>                  = (1 &lt;&lt; 7),</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e">   95</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e">VSF_DMA_DST_ADDR_NO_CHANGE</a>                  = (0 &lt;&lt; 7),</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="comment">// 10..11: DMA_CxCTRL.MWIDTH(10..11)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27">   97</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27">VSF_DMA_DST_WIDTH_BYTE_1</a>                    = (0 &lt;&lt; 10),</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930">   98</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930">VSF_DMA_DST_WIDTH_BYTES_2</a>                   = (1 &lt;&lt; 10),</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab">   99</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab">VSF_DMA_DST_WIDTH_BYTES_4</a>                   = (2 &lt;&lt; 10),</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="comment">// 12..13: DMA_CxCTRL.CHPL(12..13)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaab5271a6d8c274bbd3aec45615fa18fb">  102</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaab5271a6d8c274bbd3aec45615fa18fb">VSF_DMA_PRIOPIRY_LOW</a>                        = (0x00 &lt;&lt; 12),</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae4509bf660b1e229237d33370f1f466b">  103</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae4509bf660b1e229237d33370f1f466b">VSF_DMA_PRIOPIRY_MEDIUM</a>                     = (0x01 &lt;&lt; 12),</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae10102533ae718a643fc987b4c1c3fb3">  104</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae10102533ae718a643fc987b4c1c3fb3">VSF_DMA_PRIOPIRY_HIGH</a>                       = (0x02 &lt;&lt; 12),</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6df74b110d8aa4de1b47eabbd1434a17">  105</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6df74b110d8aa4de1b47eabbd1434a17">VSF_DMA_PRIOPIRY_VERY_HIGH</a>                  = (0x03 &lt;&lt; 12),</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// 16..26: vendor specified</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="comment">// 17: DMA_MUXCxCTRL.EVTGEN(9)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab83898e7e0b79aa8b5eed31c2f77987a">  110</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab83898e7e0b79aa8b5eed31c2f77987a">VSF_DMA_EVENT</a>                               = (1 &lt;&lt; 17),</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">// 24..26: DMA_MUXCxCTRL.SYNCEN(16) | DMA_MUXCxCTRL.SYNCPOL(17..18)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead67c59e9bd26bca821c36f264179fc85">  112</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead67c59e9bd26bca821c36f264179fc85">VSF_DMA_SYNC_RISING</a>                         = (1 &lt;&lt; 24) | (1 &lt;&lt; 25),</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea17afe8c96be33fc50f1fc8a497056ccc">  113</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea17afe8c96be33fc50f1fc8a497056ccc">VSF_DMA_SYNC_FALLING</a>                        = (1 &lt;&lt; 24) | (2 &lt;&lt; 25),</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa1709215a97c33bed86fd8a2c02d4fa3">  114</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa1709215a97c33bed86fd8a2c02d4fa3">VSF_DMA_SYNC_RISING_AND_FALLING</a>             = (1 &lt;&lt; 24) | (3 &lt;&lt; 25),</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="comment">// NOT SUPPORTED</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4">  117</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4">VSF_DMA_PERIPHERAL_TO_PERIPHERAL</a>            = (1 &lt;&lt; 16),</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9">  118</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9">VSF_DMA_SRC_ADDR_DECREMENT</a>                  = (1 &lt;&lt; 17),</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d">  119</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d">VSF_DMA_DST_ADDR_DECREMENT</a>                  = (1 &lt;&lt; 18),</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505">  121</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505">VSF_DMA_SRC_WIDTH_BYTES_8</a>                   = (0 &lt;&lt; 19),</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb">  122</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb">VSF_DMA_SRC_WIDTH_BYTES_16</a>                  = (1 &lt;&lt; 19),</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c">  123</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c">VSF_DMA_SRC_WIDTH_BYTES_32</a>                  = (2 &lt;&lt; 19),</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa">  125</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa">VSF_DMA_DST_WIDTH_BYTES_8</a>                   = (0 &lt;&lt; 21),</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242">  126</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242">VSF_DMA_DST_WIDTH_BYTES_16</a>                  = (1 &lt;&lt; 21),</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e">  127</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e">VSF_DMA_DST_WIDTH_BYTES_32</a>                  = (2 &lt;&lt; 21),</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53">  129</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53">VSF_DMA_SRC_BURST_LENGTH_1</a>                  = (0 &lt;&lt; 23),</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b">  130</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b">VSF_DMA_SRC_BURST_LENGTH_2</a>                  = (1 &lt;&lt; 23),</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da">  131</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da">VSF_DMA_SRC_BURST_LENGTH_4</a>                  = (2 &lt;&lt; 23),</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6">  132</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6">VSF_DMA_SRC_BURST_LENGTH_8</a>                  = (3 &lt;&lt; 23),</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea">  133</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea">VSF_DMA_SRC_BURST_LENGTH_16</a>                 = (4 &lt;&lt; 23),</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644">  134</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644">VSF_DMA_SRC_BURST_LENGTH_32</a>                 = (5 &lt;&lt; 23),</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9">  135</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9">VSF_DMA_SRC_BURST_LENGTH_64</a>                 = (5 &lt;&lt; 23),</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541">  136</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541">VSF_DMA_SRC_BURST_LENGTH_128</a>                = (6 &lt;&lt; 23),</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104">  138</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104">VSF_DMA_DST_BURST_LENGTH_1</a>                  = (0 &lt;&lt; 26),</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972">  139</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972">VSF_DMA_DST_BURST_LENGTH_2</a>                  = (1 &lt;&lt; 26),</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b">  140</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b">VSF_DMA_DST_BURST_LENGTH_4</a>                  = (2 &lt;&lt; 26),</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17">  141</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17">VSF_DMA_DST_BURST_LENGTH_8</a>                  = (3 &lt;&lt; 26),</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409">  142</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409">VSF_DMA_DST_BURST_LENGTH_16</a>                 = (4 &lt;&lt; 26),</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d">  143</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d">VSF_DMA_DST_BURST_LENGTH_32</a>                 = (5 &lt;&lt; 26),</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072">  144</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072">VSF_DMA_DST_BURST_LENGTH_64</a>                 = (5 &lt;&lt; 26),</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00">  145</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00">VSF_DMA_DST_BURST_LENGTH_128</a>                = (6 &lt;&lt; 26),</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a6fc3e55578acebfd59bd2f44cd1cf518">  146</a></span>} <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK == ENABLED</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">  150</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a> {</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="comment">// 1: DMA_STS.FDTFx</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa">  152</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa">VSF_DMA_IRQ_MASK_CPL</a>                        = (1 &lt;&lt; 1),</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="comment">// 2: DMA_STS.HDTFx</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a">  154</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a">VSF_DMA_IRQ_MASK_HALF_CPL</a>                   = (1 &lt;&lt; 2),</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="comment">// 3: DMA_STS.DTERRFx</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4">  156</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4">VSF_DMA_IRQ_MASK_ERROR</a>                      = (1 &lt;&lt; 3),</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a07534bfe8478239bdd097e14c0fab4c5">  157</a></span>} <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT == ENABLED</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__hint__t.html">  161</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__channel__hint__t.html">vsf_dma_channel_hint_t</a> {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__hint__t.html#a66f804e2dbfaf45aeea47595accbce80">  162</a></span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                                     <a class="code hl_variable" href="structvsf__dma__channel__hint__t.html#a66f804e2dbfaf45aeea47595accbce80">channel</a>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__hint__t.html#aa84b2e0190bae8ba51c0131279a72ec9">  163</a></span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                                     <a class="code hl_variable" href="structvsf__dma__channel__hint__t.html#aa84b2e0190bae8ba51c0131279a72ec9">request_line</a>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__hint__t.html#a8056862f442ed77eca3cd17d651d1e7b">  164</a></span>    <a class="code hl_enumeration" href="cortex__a__generic_8h.html#a0f1041ab7f9d152f2f0c932b3529633f">vsf_arch_prio_t</a>                             <a class="code hl_variable" href="structvsf__dma__channel__hint__t.html#a8056862f442ed77eca3cd17d651d1e7b">interrupt_prio</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#aeabb435a8830a1cceef2a07450bbf0dc">  165</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#aeabb435a8830a1cceef2a07450bbf0dc">vsf_dma_channel_hint_t</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG == ENABLED</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a7c4ef02b75ea9648b203aa43cc9d214b">  169</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a> <a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">  170</a></span><span class="keyword">typedef</span> <span class="keywordtype">void</span> <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a>(<span class="keywordtype">void</span> *target_ptr, <a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a> *dma_ptr, <a class="code hl_typedef" href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a> channel, <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a> <a class="code hl_variable" href="spi__interface_8h.html#a4e63d8904c80fc456a1f865f48cc937b">irq_mask</a>);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structvsf__dma__isr__t.html">  171</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a> {</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="structvsf__dma__isr__t.html#a3c42e62bb7f86c9eddc5fd57a776ac2d">  172</a></span>    <a class="code hl_typedef" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a> *<a class="code hl_variable" href="structvsf__dma__isr__t.html#a3c42e62bb7f86c9eddc5fd57a776ac2d">handler_fn</a>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structvsf__dma__isr__t.html#a51f405000caa6645f8b81daf6aed06cf">  173</a></span>    <span class="keywordtype">void</span>                  *<a class="code hl_variable" href="structvsf__dma__isr__t.html#a51f405000caa6645f8b81daf6aed06cf">target_ptr</a>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a0abd139476d7a95859beb3fb55d78382">  174</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a0abd139476d7a95859beb3fb55d78382">vsf_dma_isr_t</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html">  175</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__channel__cfg__t.html">vsf_dma_channel_cfg_t</a> {</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html#a8afb67f544ce33ac6699d0b69866fd7a">  176</a></span>    <a class="code hl_enumeration" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a>  <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#a8afb67f544ce33ac6699d0b69866fd7a">mode</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html#aed2882ae7ee01a384377323e7628fda3">  177</a></span>    <a class="code hl_struct" href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a>           <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#aed2882ae7ee01a384377323e7628fda3">isr</a>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html#a2b44ce76ccb02d25fb8dd07de604674c">  178</a></span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                 <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#a2b44ce76ccb02d25fb8dd07de604674c">src_idx</a>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html#ac0fad708994d5b512deb66c1d54084b1">  179</a></span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                 <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#ac0fad708994d5b512deb66c1d54084b1">dst_idx</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">// vendor</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">// DMA_MUXCxCTRL.REQCNT(19..23)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html#ad978e2d2647e54e113784e3f4261e8f5">  183</a></span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                 <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#ad978e2d2647e54e113784e3f4261e8f5">sync_reqcnt</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="comment">// DMA_MUXCxCTRL.SYNCSEL(24..28)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structvsf__dma__channel__cfg__t.html#ab102f0a9db5715cb9ae0cf9f3d396a72">  185</a></span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                 <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#ab102f0a9db5715cb9ae0cf9f3d396a72">sync_signal</a>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#adb3a232964381196a8c20b0c2e2c2919">  186</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#adb3a232964381196a8c20b0c2e2c2919">vsf_dma_channel_cfg_t</a>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>}</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#endif      </span><span class="comment">// VSF_HAL_USE_DMA</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#endif      </span><span class="comment">// __HAL_DRIVER_ARTERY_AT32F402_405_DMA_H__</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a></div><div class="ttdeci">vsf_dma_channel_mode_t</div><div class="ttdef"><b>Definition</b> dma.h:76</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e">VSF_DMA_DST_WIDTH_BYTES_32</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_32</div><div class="ttdef"><b>Definition</b> dma.h:127</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9">VSF_DMA_SRC_BURST_LENGTH_64</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_64</div><div class="ttdef"><b>Definition</b> dma.h:135</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea17afe8c96be33fc50f1fc8a497056ccc"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea17afe8c96be33fc50f1fc8a497056ccc">VSF_DMA_SYNC_FALLING</a></div><div class="ttdeci">@ VSF_DMA_SYNC_FALLING</div><div class="ttdef"><b>Definition</b> dma.h:113</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072">VSF_DMA_DST_BURST_LENGTH_64</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_64</div><div class="ttdef"><b>Definition</b> dma.h:144</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505">VSF_DMA_SRC_WIDTH_BYTES_8</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_8</div><div class="ttdef"><b>Definition</b> dma.h:121</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e">VSF_DMA_SRC_WIDTH_BYTES_2</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_2</div><div class="ttdef"><b>Definition</b> dma.h:90</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242">VSF_DMA_DST_WIDTH_BYTES_16</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_16</div><div class="ttdef"><b>Definition</b> dma.h:126</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea">VSF_DMA_SRC_BURST_LENGTH_16</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_16</div><div class="ttdef"><b>Definition</b> dma.h:133</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00">VSF_DMA_DST_BURST_LENGTH_128</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_128</div><div class="ttdef"><b>Definition</b> dma.h:145</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27">VSF_DMA_DST_WIDTH_BYTE_1</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTE_1</div><div class="ttdef"><b>Definition</b> dma.h:97</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb">VSF_DMA_SRC_WIDTH_BYTES_16</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_16</div><div class="ttdef"><b>Definition</b> dma.h:122</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e">VSF_DMA_DST_ADDR_NO_CHANGE</a></div><div class="ttdeci">@ VSF_DMA_DST_ADDR_NO_CHANGE</div><div class="ttdef"><b>Definition</b> dma.h:95</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b">VSF_DMA_DST_BURST_LENGTH_4</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_4</div><div class="ttdef"><b>Definition</b> dma.h:140</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104">VSF_DMA_DST_BURST_LENGTH_1</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_1</div><div class="ttdef"><b>Definition</b> dma.h:138</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645">VSF_DMA_SRC_ADDR_INCREMENT</a></div><div class="ttdeci">@ VSF_DMA_SRC_ADDR_INCREMENT</div><div class="ttdef"><b>Definition</b> dma.h:86</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b">VSF_DMA_MEMORY_TO_PERIPHERAL</a></div><div class="ttdeci">@ VSF_DMA_MEMORY_TO_PERIPHERAL</div><div class="ttdef"><b>Definition</b> dma.h:79</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d">VSF_DMA_DST_BURST_LENGTH_32</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_32</div><div class="ttdef"><b>Definition</b> dma.h:143</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da">VSF_DMA_SRC_BURST_LENGTH_4</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_4</div><div class="ttdef"><b>Definition</b> dma.h:131</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541">VSF_DMA_SRC_BURST_LENGTH_128</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_128</div><div class="ttdef"><b>Definition</b> dma.h:136</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6df74b110d8aa4de1b47eabbd1434a17"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6df74b110d8aa4de1b47eabbd1434a17">VSF_DMA_PRIOPIRY_VERY_HIGH</a></div><div class="ttdeci">@ VSF_DMA_PRIOPIRY_VERY_HIGH</div><div class="ttdef"><b>Definition</b> dma.h:105</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502">VSF_DMA_SRC_WIDTH_BYTE_1</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTE_1</div><div class="ttdef"><b>Definition</b> dma.h:89</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12">VSF_DMA_MEMORY_TO_MEMORY</a></div><div class="ttdeci">@ VSF_DMA_MEMORY_TO_MEMORY</div><div class="ttdef"><b>Definition</b> dma.h:78</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f">VSF_DMA_SRC_WIDTH_BYTES_4</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_4</div><div class="ttdef"><b>Definition</b> dma.h:91</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa">VSF_DMA_DST_WIDTH_BYTES_8</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_8</div><div class="ttdef"><b>Definition</b> dma.h:125</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53">VSF_DMA_SRC_BURST_LENGTH_1</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_1</div><div class="ttdef"><b>Definition</b> dma.h:129</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930">VSF_DMA_DST_WIDTH_BYTES_2</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_2</div><div class="ttdef"><b>Definition</b> dma.h:98</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaa1709215a97c33bed86fd8a2c02d4fa3"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa1709215a97c33bed86fd8a2c02d4fa3">VSF_DMA_SYNC_RISING_AND_FALLING</a></div><div class="ttdeci">@ VSF_DMA_SYNC_RISING_AND_FALLING</div><div class="ttdef"><b>Definition</b> dma.h:114</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab">VSF_DMA_DST_WIDTH_BYTES_4</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_4</div><div class="ttdef"><b>Definition</b> dma.h:99</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaab5271a6d8c274bbd3aec45615fa18fb"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaab5271a6d8c274bbd3aec45615fa18fb">VSF_DMA_PRIOPIRY_LOW</a></div><div class="ttdeci">@ VSF_DMA_PRIOPIRY_LOW</div><div class="ttdef"><b>Definition</b> dma.h:102</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b">VSF_DMA_SRC_BURST_LENGTH_2</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_2</div><div class="ttdef"><b>Definition</b> dma.h:130</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9">VSF_DMA_SRC_ADDR_DECREMENT</a></div><div class="ttdeci">@ VSF_DMA_SRC_ADDR_DECREMENT</div><div class="ttdef"><b>Definition</b> dma.h:118</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17">VSF_DMA_DST_BURST_LENGTH_8</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_8</div><div class="ttdef"><b>Definition</b> dma.h:141</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab83898e7e0b79aa8b5eed31c2f77987a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab83898e7e0b79aa8b5eed31c2f77987a">VSF_DMA_EVENT</a></div><div class="ttdeci">@ VSF_DMA_EVENT</div><div class="ttdef"><b>Definition</b> dma.h:110</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69">VSF_DMA_SRC_ADDR_NO_CHANGE</a></div><div class="ttdeci">@ VSF_DMA_SRC_ADDR_NO_CHANGE</div><div class="ttdef"><b>Definition</b> dma.h:87</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409">VSF_DMA_DST_BURST_LENGTH_16</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_16</div><div class="ttdef"><b>Definition</b> dma.h:142</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6">VSF_DMA_SRC_BURST_LENGTH_8</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_8</div><div class="ttdef"><b>Definition</b> dma.h:132</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972">VSF_DMA_DST_BURST_LENGTH_2</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_2</div><div class="ttdef"><b>Definition</b> dma.h:139</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c">VSF_DMA_SRC_WIDTH_BYTES_32</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_32</div><div class="ttdef"><b>Definition</b> dma.h:123</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ead67c59e9bd26bca821c36f264179fc85"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead67c59e9bd26bca821c36f264179fc85">VSF_DMA_SYNC_RISING</a></div><div class="ttdeci">@ VSF_DMA_SYNC_RISING</div><div class="ttdef"><b>Definition</b> dma.h:112</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644">VSF_DMA_SRC_BURST_LENGTH_32</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_32</div><div class="ttdef"><b>Definition</b> dma.h:134</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eae10102533ae718a643fc987b4c1c3fb3"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae10102533ae718a643fc987b4c1c3fb3">VSF_DMA_PRIOPIRY_HIGH</a></div><div class="ttdeci">@ VSF_DMA_PRIOPIRY_HIGH</div><div class="ttdef"><b>Definition</b> dma.h:104</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eae4509bf660b1e229237d33370f1f466b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae4509bf660b1e229237d33370f1f466b">VSF_DMA_PRIOPIRY_MEDIUM</a></div><div class="ttdeci">@ VSF_DMA_PRIOPIRY_MEDIUM</div><div class="ttdef"><b>Definition</b> dma.h:103</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d">VSF_DMA_DST_ADDR_DECREMENT</a></div><div class="ttdeci">@ VSF_DMA_DST_ADDR_DECREMENT</div><div class="ttdef"><b>Definition</b> dma.h:119</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4">VSF_DMA_PERIPHERAL_TO_PERIPHERAL</a></div><div class="ttdeci">@ VSF_DMA_PERIPHERAL_TO_PERIPHERAL</div><div class="ttdef"><b>Definition</b> dma.h:117</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26">VSF_DMA_PERIPHERAL_TO_MEMORY</a></div><div class="ttdeci">@ VSF_DMA_PERIPHERAL_TO_MEMORY</div><div class="ttdef"><b>Definition</b> dma.h:80</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea">VSF_DMA_DST_ADDR_INCREMENT</a></div><div class="ttdeci">@ VSF_DMA_DST_ADDR_INCREMENT</div><div class="ttdef"><b>Definition</b> dma.h:94</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a0abd139476d7a95859beb3fb55d78382"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a0abd139476d7a95859beb3fb55d78382">vsf_dma_isr_t</a></div><div class="ttdeci">struct vsf_dma_isr_t vsf_dma_isr_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a24814a66fc2a553b859ce77a104fdd53"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a></div><div class="ttdeci">void vsf_dma_isr_handler_t(void *target_ptr, vsf_dma_t *dma_ptr, int8_t channel, vsf_dma_irq_mask_t irq_mask)</div><div class="ttdef"><b>Definition</b> dma.h:170</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfd"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a></div><div class="ttdeci">vsf_dma_irq_mask_t</div><div class="ttdef"><b>Definition</b> dma.h:150</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a">VSF_DMA_IRQ_MASK_HALF_CPL</a></div><div class="ttdeci">@ VSF_DMA_IRQ_MASK_HALF_CPL</div><div class="ttdef"><b>Definition</b> dma.h:154</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa">VSF_DMA_IRQ_MASK_CPL</a></div><div class="ttdeci">@ VSF_DMA_IRQ_MASK_CPL</div><div class="ttdef"><b>Definition</b> dma.h:152</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4">VSF_DMA_IRQ_MASK_ERROR</a></div><div class="ttdeci">@ VSF_DMA_IRQ_MASK_ERROR</div><div class="ttdef"><b>Definition</b> dma.h:156</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_adb3a232964381196a8c20b0c2e2c2919"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#adb3a232964381196a8c20b0c2e2c2919">vsf_dma_channel_cfg_t</a></div><div class="ttdeci">struct vsf_dma_channel_cfg_t vsf_dma_channel_cfg_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_aeabb435a8830a1cceef2a07450bbf0dc"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#aeabb435a8830a1cceef2a07450bbf0dc">vsf_dma_channel_hint_t</a></div><div class="ttdeci">struct vsf_dma_channel_hint_t vsf_dma_channel_hint_t</div></div>
<div class="ttc" id="acortex__a__generic_8h_html_a0f1041ab7f9d152f2f0c932b3529633f"><div class="ttname"><a href="cortex__a__generic_8h.html#a0f1041ab7f9d152f2f0c932b3529633f">vsf_arch_prio_t</a></div><div class="ttdeci">vsf_arch_prio_t</div><div class="ttdef"><b>Definition</b> cortex_a_generic.h:88</div></div>
<div class="ttc" id="aspi__interface_8h_html_a4e63d8904c80fc456a1f865f48cc937b"><div class="ttname"><a href="spi__interface_8h.html#a4e63d8904c80fc456a1f865f48cc937b">irq_mask</a></div><div class="ttdeci">const i_spi_t vsf_spi_irq_mask_t irq_mask</div><div class="ttdef"><b>Definition</b> spi_interface.h:38</div></div>
<div class="ttc" id="astdint_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition</b> stdint.h:5</div></div>
<div class="ttc" id="astdint_8h_html_aef44329758059c91c76d334e8fc09700"><div class="ttname"><a href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a></div><div class="ttdeci">signed char int8_t</div><div class="ttdef"><b>Definition</b> stdint.h:4</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html">vsf_dma_channel_cfg_t</a></div><div class="ttdoc">dma configuration</div><div class="ttdef"><b>Definition</b> dma.h:175</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_a2b44ce76ccb02d25fb8dd07de604674c"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#a2b44ce76ccb02d25fb8dd07de604674c">vsf_dma_channel_cfg_t::src_idx</a></div><div class="ttdeci">uint8_t src_idx</div><div class="ttdoc">Index of the peripheral or memory corresponding to the source address of the DMA.</div><div class="ttdef"><b>Definition</b> dma.h:178</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_a8afb67f544ce33ac6699d0b69866fd7a"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#a8afb67f544ce33ac6699d0b69866fd7a">vsf_dma_channel_cfg_t::mode</a></div><div class="ttdeci">vsf_dma_channel_mode_t mode</div><div class="ttdef"><b>Definition</b> dma.h:176</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_ab102f0a9db5715cb9ae0cf9f3d396a72"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#ab102f0a9db5715cb9ae0cf9f3d396a72">vsf_dma_channel_cfg_t::sync_signal</a></div><div class="ttdeci">uint8_t sync_signal</div><div class="ttdef"><b>Definition</b> dma.h:185</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_ac0fad708994d5b512deb66c1d54084b1"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#ac0fad708994d5b512deb66c1d54084b1">vsf_dma_channel_cfg_t::dst_idx</a></div><div class="ttdeci">uint8_t dst_idx</div><div class="ttdoc">Index of the peripheral or memory corresponding to the destination address of the DMA.</div><div class="ttdef"><b>Definition</b> dma.h:179</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_ad978e2d2647e54e113784e3f4261e8f5"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#ad978e2d2647e54e113784e3f4261e8f5">vsf_dma_channel_cfg_t::sync_reqcnt</a></div><div class="ttdeci">uint8_t sync_reqcnt</div><div class="ttdef"><b>Definition</b> dma.h:183</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_aed2882ae7ee01a384377323e7628fda3"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#aed2882ae7ee01a384377323e7628fda3">vsf_dma_channel_cfg_t::isr</a></div><div class="ttdeci">vsf_dma_isr_t isr</div><div class="ttdef"><b>Definition</b> dma.h:177</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html">vsf_dma_channel_hint_t</a></div><div class="ttdoc">DMA channel hint structure.</div><div class="ttdef"><b>Definition</b> dma.h:161</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html_a66f804e2dbfaf45aeea47595accbce80"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html#a66f804e2dbfaf45aeea47595accbce80">vsf_dma_channel_hint_t::channel</a></div><div class="ttdeci">uint8_t channel</div><div class="ttdef"><b>Definition</b> dma.h:162</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html_a8056862f442ed77eca3cd17d651d1e7b"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html#a8056862f442ed77eca3cd17d651d1e7b">vsf_dma_channel_hint_t::interrupt_prio</a></div><div class="ttdeci">vsf_arch_prio_t interrupt_prio</div><div class="ttdef"><b>Definition</b> dma.h:164</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html_aa84b2e0190bae8ba51c0131279a72ec9"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html#aa84b2e0190bae8ba51c0131279a72ec9">vsf_dma_channel_hint_t::request_line</a></div><div class="ttdeci">uint8_t request_line</div><div class="ttdef"><b>Definition</b> dma.h:163</div></div>
<div class="ttc" id="astructvsf__dma__isr__t_html"><div class="ttname"><a href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a></div><div class="ttdef"><b>Definition</b> dma.h:171</div></div>
<div class="ttc" id="astructvsf__dma__isr__t_html_a3c42e62bb7f86c9eddc5fd57a776ac2d"><div class="ttname"><a href="structvsf__dma__isr__t.html#a3c42e62bb7f86c9eddc5fd57a776ac2d">vsf_dma_isr_t::handler_fn</a></div><div class="ttdeci">vsf_dma_isr_handler_t * handler_fn</div><div class="ttdef"><b>Definition</b> dma.h:172</div></div>
<div class="ttc" id="astructvsf__dma__isr__t_html_a51f405000caa6645f8b81daf6aed06cf"><div class="ttname"><a href="structvsf__dma__isr__t.html#a51f405000caa6645f8b81daf6aed06cf">vsf_dma_isr_t::target_ptr</a></div><div class="ttdeci">void * target_ptr</div><div class="ttdef"><b>Definition</b> dma.h:173</div></div>
<div class="ttc" id="astructvsf__dma__t_html"><div class="ttname"><a href="structvsf__dma__t.html">vsf_dma_t</a></div><div class="ttdef"><b>Definition</b> vsf_template_dma.h:501</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112e"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a></div><div class="ttdeci">vsf_dma_channel_mode_t</div><div class="ttdef"><b>Definition</b> dma.h:120</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a24814a66fc2a553b859ce77a104fdd53"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a></div><div class="ttdeci">void vsf_dma_isr_handler_t(void *target_ptr, vsf_dma_t *dma_ptr, int8_t channel, vsf_dma_irq_mask_t irq_mask)</div><div class="ttdef"><b>Definition</b> dma.h:190</div></div>
<div class="ttc" id="avsf__hal__cfg_8h_html"><div class="ttname"><a href="vsf__hal__cfg_8h.html">vsf_hal_cfg.h</a></div></div>
<div class="ttc" id="avsf__template__hal__driver_8h_html"><div class="ttname"><a href="vsf__template__hal__driver_8h.html">vsf_template_hal_driver.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  Generated from commit:
  <a href="https://github.com/vsfteam/vsf/commit/7402a29d0dc2a42cdabae0a3a83fb81bd0b8a53a" target="_blank">vsfteam/vsf@7402a29</a>
</div>