# QEDMMA v3.1 FPGA Resource Estimate

## Target: Xilinx RFSoC ZU28DR

| Module | LUTs | FFs | DSP48 | BRAM |
|--------|------|-----|-------|------|
| IMM Filter Core | 8,500 | 6,200 | 36 | 0 |
| Fixed-Lag Smoother | 4,200 | 3,800 | 12 | 36 |
| AXI Interfaces | 1,200 | 800 | 0 | 0 |
| **Total** | **14,700** | **10,800** | **48** | **40** |

## ZU28DR Utilization: **3.5% LUT, 1.1% DSP**
