// Seed: 3032465022
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    output wire id_9,
    input tri1 id_10
);
  wire id_12;
  assign id_9 = id_7;
  logic [7:0] id_13;
  assign id_13[1'd0] = id_10;
  uwire id_14 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4
    , id_10,
    input tri id_5
    , id_11,
    output tri0 id_6,
    output wor id_7
    , id_12,
    output supply0 id_8
);
  assign id_12 = id_5 && !1;
  tri0 id_13 = 1;
  always @(negedge {1, $display(1)} or negedge 1) disable id_14;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_8,
      id_4,
      id_5,
      id_5,
      id_4,
      id_3,
      id_8,
      id_4
  );
  wire id_15, id_16;
  or primCall (id_0, id_1, id_11, id_5, id_14, id_2, id_3);
  id_17(
      .id_0({1{id_13}}), .id_1(1), .id_2(id_1), .id_3(id_13 ? 1 : 1'b0), .id_4(id_13), .id_5(1)
  );
  time id_18;
  wire id_19;
endmodule
