<aside>
ğŸ’¡

> Computer components
> 

*At a top level, a computer consists of CPU, memory, and I/O components.

- Differences between programming in hardware and software
    - Programming in hardware: ë…¼ë¦¬ íšŒë¡œì™€ ê°™ì€ ë¬¼ë¦¬ì  êµ¬ì„± ìš”ì†Œë¥¼ êµ¬ì„±í•˜ì—¬ íŠ¹ì • ì‘ì—…ì„ ìˆ˜í–‰í•˜ë„ë¡ ë§Œë“œëŠ” ê³¼ì •
    - Programming in software: ì†Œí”„íŠ¸ì›¨ì–´ í”„ë¡œê·¸ë˜ë°ì€ ë²”ìš© ì»´í“¨í„° ë˜ëŠ” ì„ë² ë””ë“œ ì‹œìŠ¤í…œì—ì„œ ì‹¤í–‰ë˜ëŠ” í”„ë¡œê·¸ë¨ì„ ì‘ì„±í•˜ëŠ” ê²ƒ ; coding that runs on a general-purpose computer or embedded system (like Python, C, C++)

- The fundametal computer elements: `Gates` and `Memory cells`
- `Registers` is the memory in CPU.

- In CPU, there are 4 Registers.
    - MAR (Memory Address Register)
        
        : í˜„ì¬ CPUê°€ ì ‘ê·¼í•˜ë ¤ê³  í•˜ëŠ” â€˜ë©”ëª¨ë¦¬ì˜ ì£¼ì†Œë¥¼ ì €ì¥â€™í•˜ëŠ” ë ˆì§€ìŠ¤í„°
        
    - MBR (Memory Buffer Register)
        
        : MARì´ ì§€ì •í•œ ë©”ëª¨ë¦¬ ì£¼ì†Œì—ì„œ ì½ì–´ì˜¨ ë°ì´í„°ë‚˜ CPUê°€ ë©”ëª¨ë¦¬ì— ì“°ê³ ì í•˜ëŠ” â€˜ë°ì´í„°ë¥¼ ì €ì¥â€™í•˜ëŠ” ë ˆì§€ìŠ¤í„°
        
    - I/OAR (I/O Address Register)
        
        : I/O ì¥ì¹˜ì˜ ì£¼ì†Œë¥¼ ì €ì¥í•˜ëŠ” ë ˆì§€ìŠ¤í„°
        
    - I/OBR (I/O Buffer Register)
        
        : I/O ì¥ì¹˜ì™€ CPU ê°„ì˜ ë°ì´í„°ë¥¼ ì„ì‹œë¡œ ì €ì¥í•˜ëŠ” ë ˆì§€ìŠ¤í„°
        
        **CPU Components**
        
        ![Screenshot 2024-10-02 at 10.40.28â€¯PM.png](https://prod-files-secure.s3.us-west-2.amazonaws.com/a3770338-9706-4edc-a979-958163ea1fa2/e527c742-4d38-47f5-9b7e-f0f18416ed1f/Screenshot_2024-10-02_at_10.40.28_PM.png)
        
</aside>

<aside>
ğŸ’¡

> Computer function
> 
- General categories of functions are specified by computer instructions
    
    : `Processor-Memory`, `Processor-I/O`, `Data processing`, and `Control` 
    

- Basic Instruction Cycle consists of `Fetch Cycle` and `Execute Cycle`
    - Fetch Cycle
        - : CPU fetches an instruction from memory
        - PC (Program Counter):  íŒ¨ì¹˜ë  ì§€ì‹œì˜ ì£¼ì†Œë¥¼ ê°€ì§€ê³  ìˆìŒ
        - The fetch instruction is loaded into IR(Insrtuction Register)
    - Execute Cycle

- ICSD (Instruction Cycle State Diagram) : has `Fetch Cycle` & `Execute Cycle`
    
    (the possible states that define an instruction execution)
    
    1. Instruction address calculation
    2. Instruction fetch
    3. Instruction operation decoding
    4. Operand address calculation
    5. Operand fetch
    6. Data operation
    7. Operand address calculation
    8. Operand store

- Interrupts
    - : A signal sent from a device or from software to the operating system. (ì¥ì¹˜ë‚˜ ì†Œí”„íŠ¸ì›¨ì–´ì—ì„œ ìš´ì˜ ì²´ì œì— ì „ì†¡ë˜ëŠ” ì‹ í˜¸ë¡œ, ìš´ì˜ ì²´ì œ ë˜ëŠ” í”„ë¡œì„¸ì„œê°€ í˜„ì¬ ì‘ì—…ì„ ì¼ì‹œ ì¤‘ë‹¨í•˜ê³  ì¸í„°ëŸ½íŠ¸ë¥¼ ì²˜ë¦¬í•˜ë„ë¡ í•¨.)
    - Switching of the tasks is due to the Interrupts. (ì¸í„°ëŸ½íŠ¸ë¥¼ ì‚¬ìš©í•˜ë©´ í”„ë¡œì„¸ì„œê°€ I/O ì‘ì—…ì´ ì§„í–‰ë˜ëŠ” ë™ì•ˆ ë‹¤ë¥¸ ëª…ë ¹ì„ ì‹¤í–‰í•  ìˆ˜ ìˆìŒ. ; ì²˜ë¦¬ íš¨ìœ¨ì„±ì„ ê°œì„ í•˜ëŠ” ë° ë„ì›€ì„ ì¤Œ.)
- ICI (Instruction Cycle with Interrupts) : has `Fetch Cycle` & `Execute Cycle` & `Interrupt Cycle`
- Two approaches to dealing with multiple interruptions: `Sequential Interrupt processing` `Nested interrupt processing`,.
â†’ Nested interrupt processing is better than the Sequential interrupt processing.
- Classes of interrupts:
    - Program interrupts
    - Timer interrupts
    - I/O interrupts
    - Hardware failure interrupts

- Time:  Short-term I/O + Interrupts â‡’ the most effective processor
- Time: Using no Interrupt > Using Interrupt & Long term of I/O > Using Interrupt & Short term of I/O â†’ When we use Interrupts and short term I/O,
we can use the processor the most meaningfully

*I/O Function: can exchange data directly with the processor

</aside>

<aside>
ğŸ’¡

> Interconnection structures
> 
- Interconnection structures:
    - Memory â†’ Processor : Processor reads an instruction or data from memory.
    - Processor â†’ Memory: Processor writes data to memory
    - I/O â†’ Processor: Processor reads data from I/O
    - Processor â†’ I/O: Processor sends data to I/O
    - I/O â†’ Memory, Memory â†’ I/O:: exchanges data
</aside>

<aside>
ğŸ’¡

> Bus interconnection
> 
- Data Bus
    
    : ë°ì´í„° ì „ì†¡ì„ ë‹´ë‹¹
    
- Address Bus
    
    : ë©”ëª¨ë¦¬ ë˜ëŠ” I/O ì¥ì¹˜ì˜ ì£¼ì†Œ ì§€ì •
    
- Control Bus
    
    : ë°ì´í„° ì „ì†¡ì˜ ì¡°ì • ë° ê´€ë¦¬
    
- Control lines
    
    : íŠ¹ì • ì œì–´ ì‹ í˜¸ë¥¼ ì „ë‹¬
    
    Control lines include Memory write, Memory read, I/O write, I/O read, Transfer ACK(Acknowledge), Bus request, Bus grant, Interrupt request, Interrupt ACK(Acknowledge), Clock, and Reset.
    
- As Data lines are wider, can carry more data, signal, address

*Omnibus system: all components use the same bus

</aside>

<aside>
ğŸ’¡

> Point-to-Point Interconnection
> 

: ê° ì¥ì¹˜ê°€ í•˜ë‚˜ì˜ ê³µìœ  ë²„ìŠ¤ë¥¼ ì‚¬ìš©í•˜ëŠ” ëŒ€ì‹ ,Â **ì§ì ‘ì ì¸ ì—°ê²°**ì„ í†µí•´ ë°ì´í„°ë¥¼ ì£¼ê³ ë°›ëŠ” êµ¬ì¡°

- ê³µìœ ë²„ìŠ¤ë°©ì‹ì€ ì—°ê²° ì¥ì¹˜ê°€ ë§ì•„ì§ˆìˆ˜ë¡ ì„±ëŠ¥ì´ ì €í•˜ë˜ì—ˆì§€ë§Œ, Point-to-Point ë°©ì‹ì€ ê·¸ë ‡ì§€ ì•Šë‹¤.

- íŠ¹ì§•: ì „ìš© ê²½ë¡œ, ë” ë†’ì€ ë°ì´í„° ì†ë„, ë‚®ì€ ì§€ì—° ì‹œê°„, í™•ì¥ì„±

</aside>

<aside>
ğŸ’¡

> QPI (Quick Path Interconnection)
> 
- í•œ ë²ˆì— ë§ì€ ë°ì´í„° ì „ì†¡ ê°€ëŠ¥
- ì»´í“¨í„° ì„±ëŠ¥ í–¥ìƒì— ë„ì›€
- ì½”ì–´ ê°„ ì§ì ‘ ì—°ê²°ë¡œ ë°ì´í„° ì „ì†¡
- Bus systemì´ ì•„ë‹Œ êµ¬ì„± ìš”ì†Œ ê°„ì˜ ìƒí˜¸ ì—°ê²°
- Features: Multiple direct connetions, Layered protocol architecture, Packetized data transfer
- QPI has a four-layer protocol architecture.
    1. **Physical layer**
        
        : ì‹ í˜¸ë¥¼ ì‹¤ì œë¡œ ì „ë‹¬í•˜ëŠ” ë¬¼ë¦¬ì  ê²½ë¡œì™€ ê´€ë ¨ëœ ê³„ì¸µ
        
    2. **Link layer**
        
        : íë¦„ ì œì–´ì™€Â ì˜¤ë¥˜ ì œì–´ë¥¼ ë‹´ë‹¹
        
        Link layer performs two key functions
        
        - Flow control function: ensure that a sending QPI entity doesnâ€™t overwhelm a receiving QPI entity.
        - Error control function: detects and recovers.
    3. **Routing layer**
        
        : íŒ¨í‚·ì´ ì „ì†¡ë  ê²½ë¡œë¥¼ ê²°ì •
        
    4. **Protocol layer**
        
        : íŒ¨í‚· ì „ì†¡ì— í•„ìš”í•œ ê·œì¹™ê³¼ ì ˆì°¨ë¥¼ ê´€ë¦¬ (ìºì‹œ ì¼ê´€ì„± ìœ ì§€)
        
    
    ~~í”¼ë¦°ë£»í”„~~
    
</aside>

<aside>
ğŸ’¡

> PCI (Peripheral Component Interconnection)
> 
- ì»´í“¨í„° ë©”ì¸ë³´ë“œì— ì£¼ë³€ ì¥ì¹˜ë¥¼ ì¥ì°©í•˜ëŠ” ë° ì“°ì´ëŠ” ì»´í“¨í„° ë²„ìŠ¤ì˜ ì¼ì¢….
- PCIëŠ” ì—¬ëŸ¬ ì¥ì¹˜ê°€ í•˜ë‚˜ì˜ ë²„ìŠ¤ë¥¼ ê³µìœ í•˜ëŠ” ë°©ì‹ìœ¼ë¡œ, ì„±ëŠ¥ê³¼ í™•ì¥ì„±ì— í•œê³„ê°€ ìˆìŒ.
- PCIe (PCI express): PCIì— Point-to-Point ì—°ê²° ë°©ì‹ì„ ë„ì…í•´ ìœ„ì—ì„œ ì„¤ëª…í•œ í•œê³„ë¥¼ ê·¹ë³µ.
- PCIe PL (PCIe Protocol Layers) has 3 layers.
    1. **Physical layer**
        
        : ì‹ í˜¸ë¥¼ ì „ë‹¬í•˜ëŠ” ë¬¼ë¦¬ì Â ì „ì„ ê³¼Â íšŒë¡œÂ ë°Â ë…¼ë¦¬ ì¥ì¹˜
        
    2. **Data link layer**
        
        : ë°ì´í„° íŒ¨í‚· ì „ì†¡ì˜Â ì‹ ë¢°ì„±ê³¼ ì˜¤ë¥˜ ìˆ˜ì •,Â íë¦„ ì œì–´ë¥¼ ë‹´ë‹¹
        
    3. **Transaction layer**
        
        : ë°ì´í„° íŒ¨í‚·ì„ êµ¬ì„±í•˜ê³  í•´ì„ (ì½ê¸°/ì“°ê¸°)
        

- **PCIe MD (Multilane Distribution)**
    
    : PCI Express ì¸í„°í˜ì´ìŠ¤ì—ì„œ ì—¬ëŸ¬ ê°œì˜Â **Lane**(ì „ì†¡ ê²½ë¡œ)ë¥¼ í™œìš©í•˜ì—¬ ë°ì´í„°ë¥¼ ì „ì†¡í•˜ëŠ” ë°©ì‹ì„ ë‚˜íƒ€ë‚¸ ê·¸ë¦¼
    
- **PCIe TRBD (Transmit and Receive Block Diagrams)**
    
    : PCIe ë°ì´í„°ì˜ ì „ì†¡ ë° ìˆ˜ì‹  ê³¼ì •ì„ ì‹œê°ì ìœ¼ë¡œ ë‚˜íƒ€ë‚¸ ê·¸ë¦¼
    

*QPI and PCI are integrated

</aside>
