INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshua/Documents/Ecen248/Lab6/Lab6.srcs/sources_1/new/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/priority_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_tb
