
[bbv]
sampling = 0

[caching_protocol]
type = "parametric_dram_directory_msi"
variant = "mesi"

[clock_skew_minimization]
report = "false"
scheme = "barrier"

[clock_skew_minimization/barrier]
quantum = 100

[core]
spin_loop_detection = "false"

[core/hook_periodic_ins]
ins_global = 1000000
ins_per_core = 10000

[core/light_cache]
num = 0

[dvfs]
transition_latency = 2000
type = "simple"

[dvfs/simple]
cores_per_socket = 1

[fault_injection]
injector = "none"
type = "none"

[general]
enable_icache_modeling = "true"
enable_pinplay = "false"
enable_signals = "false"
enable_smc_support = "false"
enable_syscall_emulation = "true"
inst_mode_end = "detailed"
inst_mode_init = "cache_only"
inst_mode_output = "true"
inst_mode_roi = "detailed"
issue_memops_at_functional = "false"
magic = "true"
roi_script = "false"
suppress_stderr = "false"
suppress_stdout = "false"
syntax = "intel"
total_cores = 8
microbench_run = "false"
microbench_type = 2							#copy=0, comp=1, search=2
microbench_loopsize = 64						#data for which copy/comp is done
microbench_opsize = 8					#size of load/store, 8/32
microbench_totalsize = 8388608					#loops=totalsize/loopsize
#microbench_totalsize = 131072					#loops=totalsize/loopsize
#microbench_totalsize = 16384					#loops=totalsize/loopsize
microbench_outer_loops = 1
pic_on = "false"
pic_use_vpic = "false"
pic_avoid_dram	= "false"
pic_cache_level	= 2		#l1:0, l2:1, nuca/l3:2
cap_on = "false"

[hooks]
numscripts = 0

[instruction_tracer]
type = "none"

[log]
circular_log = "false"
disabled_modules = ""
enabled = "false"
enabled_modules = ""
mutex_trace = "false"
pin_codecache_trace = "false"
stack_trace = "false"

[loop_tracer]
iter_count = 36
iter_start = 0

[network]
collect_traffic_matrix = "false"
memory_model_1 = "emesh_hop_by_hop"

[network/bus]
bandwidth = 25.6
ignore_local_traffic = "true"

[network/bus/queue_model]
type = "contention"

[network/emesh_hop_by_hop]
concentration = 1			# Number of cores per network interface (must be >= last-level-cache/shared_cores)
dimensions = 1				# Mesh dimensions (1 for line/ring, 2 for mesh/torus)
hop_latency = 3				# Per-hop latency in core cycles									*TODO*
link_bandwidth = 256	# Per-link, per-direction bandwidth in bits/cycle *TODO*
size = "8:1"					
#Z: number of cores, W:H (with W=width, H=height of the mesh, making sure that WxH = core count). 
wrap_around = "true"	# Has wrap-around links? (false for line/mesh, true for ring/torus)

[network/emesh_hop_by_hop/broadcast_tree]
enabled = "false"

[network/emesh_hop_by_hop/queue_model]
enabled = "true"
#type = "windowed_mg1"
type = "history_list"

[network/emesh_hop_counter]
hop_latency = 2
link_bandwidth = 64

[osemu]
clock_replace = "true"
nprocs = 0
pthread_replace = "false"
time_start = 1337000000

[perf_model]

[perf_model/branch_predictor]
mispredict_penalty = 8
size = 1024
type = "pentium_m"

[perf_model/cache]
levels = 2

[perf_model/core]
core_model = "nehalem"
frequency = 2.66
logical_cpus = 1
type = "rob"

[perf_model/core/interval_timer]
dispatch_width = 4
issue_contention = "true"
issue_memops_at_dispatch = "false"
lll_cutoff = 30
lll_dependency_granularity = 64
memory_dependency_granularity = 8
num_outstanding_loadstores = 32
window_size = 128

[perf_model/core/iocoom]
num_outstanding_loads = 32
num_store_buffer_entries = 20

[perf_model/core/rob_timer]
in_order = false
issue_contention = true
mlp_histogram = false           # Collect histogram of memory-level parallelism (slow)
issue_memops_at_issue = true    # Issue memops to the memory hierarchy at issue time (false = before dispatch)
outstanding_loads = 48
outstanding_stores = 32
store_to_load_forwarding = true # Forward data to loads from stores that are still in the store buffer
address_disambiguation = true   # Allow loads to bypass preceding stores with an unknown address
rob_repartition = true          # For SMT model with static ROB partitioning, whether to repartition the ROB
                                # across all active threads (true), or keep everyone fixed at a 1/nthreads share (false)
commit_width = 4              # Commit bandwidth (instructions per cycle), per SMT thread
rs_entries = 36

[perf_model/core/static_instruction_costs]
add = 1
branch = 1
delay = 0
div = 18
dynamic_misc = 1
fadd = 3
fdiv = 6
fmul = 5
fsub = 3
generic = 1
jmp = 1
mem_access = 0
mul = 3
recv = 1
spawn = 0
string = 1
sub = 1
sync = 0
tlb_miss = 0
unknown = 0

[perf_model/dram]
chips_per_dimm = 8
controller_positions = ""
controllers_interleaving = 4
dimms_per_controller = 4
direct_access = "false"
latency = 45
num_controllers = -1
per_controller_bandwidth = 7.6	#In GB/s, *TODO*
type = "constant"

[perf_model/dram/cache]
enabled = "false"

[perf_model/dram/normal]
standard_deviation = 0

[perf_model/dram/queue_model]
enabled = "true"
#type = "windowed_mg1"
type = "history_list"

# NUCA cache slices are co-located with the tag directories
# Make sure those are at each network tile
[perf_model/dram_directory]
associativity = 16
directory_cache_access_time = 10
directory_type = "full_map"
home_lookup_param = 6
interleaving = 1
max_hw_sharers = 64
total_entries = 1048576
locations = llc

[perf_model/dram_directory/limitless]
software_trap_penalty = 200

[perf_model/dtlb]
associativity = 4
size = 64

[perf_model/fast_forward]
model = "none"

[perf_model/fast_forward/oneipc]
include_branch_misprediction = "false"
include_memory_latency = "false"
interval = 100000

[perf_model/itlb]
associativity = 4
size = 128

[perf_model/l1_dcache]
address_hash = "mask"
associativity = 8
cache_block_size = 64
cache_size = 32
data_access_time = 4
dvfs_domain = "core"
next_level_read_bandwidth = 0
outstanding_misses = 32
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 1
tags_access_time = 1
writeback_time = 0
writethrough = 0
pic_outstanding = 32

[perf_model/l1_dcache/atd]

[perf_model/l1_icache]
address_hash = "mask"
associativity = 4
cache_block_size = 64
cache_size = 32
coherent = "true"
data_access_time = 4
dvfs_domain = "core"
next_level_read_bandwidth = 0
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 1
tags_access_time = 1
writeback_time = 0
writethrough = 0

[perf_model/l1_icache/atd]

[perf_model/l2_cache]
address_hash = "mask"
associativity = 8
cache_block_size = 64
cache_size = 256
data_access_time = 8
dvfs_domain = "core"
next_level_read_bandwidth = 0
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 1
tags_access_time = 3
writeback_time = 50
writethrough = 0

[perf_model/l2_cache/atd]

[perf_model/llc]
evict_buffers = 8

[perf_model/nuca]
enabled = true
cache_size = 2048       # In KB
associativity = 16
address_hash = mask
replacement_policy = lru
tags_access_time = 2    # In cycles
data_access_time = 8    # In cycles, parallel with tag access
bandwidth = 64          # In GB/s

[perf_model/nuca/queue_model]
enabled = true
#type = windowed_mg1
type = history_list

[perf_model/stlb]
associativity = 4
size = 512

[perf_model/sync]
reschedule_cost = 1000

[perf_model/tlb]
penalty = 30
penalty_parallel = "true"

[power]
technology_node = 45
vdd = 1.2

[progress_trace]
enabled = "false"
filename = ""
interval = 5000

[queue_model]

[queue_model/basic]
moving_avg_enabled = "true"
moving_avg_type = "arithmetic_mean"
moving_avg_window_size = 1024

[queue_model/history_list]
analytical_model_enabled = "true"
max_list_size = 100

[queue_model/windowed_mg1]
window_size = 1000

[routine_tracer]
type = "none"

[sampling]
enabled = "false"

[scheduler]
type = "pinned"

[scheduler/big_small]
debug = "false"
quantum = 1000000

[scheduler/pinned]
core_mask = 1
interleaving = 1
quantum = 1000000

[scheduler/roaming]
core_mask = 1
quantum = 1000000

[scheduler/static]
core_mask = 1

[tags]

[traceinput]
address_randomization = "false"
enabled = "false"
mirror_output = "false"
num_runs = 1
restart_apps = "false"
stop_with_first_app = "true"
trace_prefix = ""

