Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 25 17:45:28 2023
| Host         : om1792-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodKYPD_control_sets_placed.rpt
| Design       : PmodKYPD
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           14 |
| Yes          | No                    | No                     |              49 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                           | C3/servo_signal_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG | C2/lock_count[29]_i_2_n_0 |                           |                1 |              1 |
|  clk_IBUF_BUFG | C2/auto_lock_0            |                           |                1 |              4 |
|  clk_IBUF_BUFG | C0/Col[3]_i_1_n_0         |                           |                1 |              4 |
|  clk_IBUF_BUFG | C0/last_input_reg[0]_0[0] |                           |                1 |              4 |
|  clk_IBUF_BUFG | C1/disp_val[3]_i_1_n_0    |                           |                3 |              4 |
|  clk_IBUF_BUFG |                           | C1/message_buffer[0]      |                2 |              6 |
|  clk_IBUF_BUFG | C0/DecodeOut_reg[0]_1[0]  |                           |                3 |             16 |
|  clk_IBUF_BUFG | C0/E[0]                   |                           |                5 |             16 |
|  clk_IBUF_BUFG |                           | C0/sclk                   |                5 |             20 |
|  clk_IBUF_BUFG |                           | C3/servotesting_OBUF[3]   |                6 |             28 |
|  clk_IBUF_BUFG | C2/lock_count[29]_i_2_n_0 | C2/lock_count[29]_i_1_n_0 |                8 |             29 |
|  clk_IBUF_BUFG |                           |                           |               27 |             78 |
+----------------+---------------------------+---------------------------+------------------+----------------+


