Time resolution is 1 ps
$stop called at time : 400 ns : File "C:/Users/niran/Documents/Main/Verilog Experiments/and_gate/and_gate.srcs/sim_1/new/and_gate_tb.v" Line 35
