# 8-bit RISC CPU Design  

![8-bit CPU Architecture](https://www.labs.cs.uregina.ca/301/cpu8bit/CPU-Structure-with-mem.jpg)  


## ğŸš€ Overview  
This repository contains the design and implementation of a **custom-built 8-bit RISC CPU** using **Verilog HDL**. It is optimized for **FPGA prototyping** and **ASIC fabrication**, making it ideal for learning **digital design, microprocessor architecture, and hardware development**.  

## ğŸ¯ Features  
âœ”ï¸ **8-bit Data Bus, 16-bit Address Bus** (Supports up to 64KB memory)  
âœ”ï¸ **RISC-Based Instruction Set** (Efficient and simple to implement)  
âœ”ï¸ **ALU Operations** (ADD, SUB, AND, OR, XOR, NOT, INC, DEC)  
âœ”ï¸ **General-Purpose Registers** (Configurable 4â€“8 registers)  
âœ”ï¸ **Stack & Program Counter** (Supports function calls and branching)  
âœ”ï¸ **FPGA Compatibility** (Supports Xilinx & Intel FPGA boards)  
âœ”ï¸ **ASIC Ready** (Includes synthesis scripts for fabrication)  

## ğŸ› CPU Architecture  
This CPU follows a **Von Neumann architecture**, where both instructions and data share the same memory space.  

### ğŸ”¹ Core Components  
- **ALU (Arithmetic Logic Unit)** â€“ Executes arithmetic & logic operations.  
- **Control Unit** â€“ Decodes and executes instructions.  
- **Register File** â€“ Stores temporary data and operands.  
- **Memory Interface** â€“ Manages RAM and ROM access.  

### ğŸ›  Instruction Set  
| Opcode | Operand 1 | Operand 2 | Description |
|--------|----------|----------|-------------|
| `0001` | `R1` | `R2` | ADD R1, R2 |
| `0010` | `R1` | `IMM` | MOV R1, IMM |
| `0100` | `ADDR` | - | JMP ADDR |
| ... | ... | ... | More Instructions |

## ğŸš€ Getting Started  

### ğŸ”¹ 1. Clone the Repository  
sh            
https://github.com/Karthiswaran-R/8-bit-CPU-project/tree/main           
cd 8bit-CPU  

### ğŸ”¹ 2. Run Simulation  
Using ModelSim or QuestaSim:  
sh                              
vsim -do run_testbench.do 

### ğŸ”¹ 3. FPGA Synthesis  
For Xilinx FPGA (Vivado):  
sh              
vivado -mode batch -source synthesize.tcl

For Intel FPGA (Quartus):  
sh        
quartus_sh --flow compile cpu_top.qpf

### ğŸ”¹ 4. ASIC Synthesis  
Using Yosys:  
sh                
yosys -p "read_verilog cpu_top.v; synth; write_blif cpu.blif"

## ğŸ›£ï¸ Project Roadmap  
âœ… Phase 1 â€“ RTL Design & Simulation ("Upcoming")   
âœ… Phase 2 â€“ FPGA Implementation (Upcoming")   
â³ Phase 3 â€“ ASIC Synthesis & Backend Flow ("Upcoming")   

## ğŸ“œ License  
ğŸ“¢ This project is licensed under the **MIT License** â€“ free to use, modify, and distribute.  

## ğŸ“© Contact & Support  
ğŸ“§ Email: vlsidesignhub@gmail.com      
ğŸŒ Website: [VLSI Design Hub](https://vlsidesignhub.netlify.app/)    
ğŸ™ GitHub: [Karthiswaran-R](https://github.com/Karthiswaran-R/8-bit-CPU-project)  
