# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:07 on Feb 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/ripple_adder.sv 
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 22:04:07 on Feb 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385 {C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/4bitRippleAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:07 on Feb 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385" C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/4bitRippleAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# 
# Top level modules:
# 	fourbitRippleAdder
# End time: 22:04:07 on Feb 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385 {C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/testbench-RA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:07 on Feb 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385" C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/testbench-RA.sv 
# -- Compiling module testbench_RA
# 
# Top level modules:
# 	testbench_RA
# End time: 22:04:07 on Feb 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench-RA
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench-RA 
# Start time: 22:04:07 on Feb 09,2022
# ** Error: (vsim-3170) Could not find 'testbench-RA'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/simulation/modelsim/rtl_work
#             C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab3-ECE385_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.ripple_adder
# vsim work.ripple_adder 
# Start time: 22:04:07 on Feb 09,2022
# Loading sv_std.std
# Loading work.ripple_adder
# Loading work.fourbitRippleAdder
# Loading work.full_adder
wave create -driver freeze -pattern constant -value 0000000000001111 -range 15 0 -starttime 0ps -endtime 1000ps sim:/ripple_adder/A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
