Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 25 23:22:51 2023
| Host         : nguyenvietthi running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 169 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.746    -5762.292                   1484                 1937        0.043        0.000                      0                 1937        3.000        0.000                       0                   305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk100              {0.000 5.000}      10.000          100.000         
  CLK_24_clk_wiz    {0.000 20.755}     41.511          24.090          
  CLK_25_clk_wiz    {0.000 19.861}     39.722          25.175          
  CLK_50_clk_wiz    {0.000 10.020}     20.040          49.901          
  clkfbout_clk_wiz  {0.000 45.000}     90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                3.000        0.000                       0                     1  
  CLK_24_clk_wiz                                                                                                                                                     39.356        0.000                       0                     2  
  CLK_25_clk_wiz         35.322        0.000                      0                  102        0.227        0.000                      0                  102       19.361        0.000                       0                    56  
  CLK_50_clk_wiz          9.821        0.000                      0                  363        0.043        0.000                      0                  363        9.040        0.000                       0                   243  
  clkfbout_clk_wiz                                                                                                                                                   10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50_clk_wiz  CLK_25_clk_wiz       -5.746      -65.099                     12                   12        0.066        0.000                      0                   12  
CLK_25_clk_wiz  CLK_50_clk_wiz       -5.148    -5697.192                   1472                 1472        0.080        0.000                      0                 1472  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_24_clk_wiz
  To Clock:  CLK_24_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_24_clk_wiz
Waveform(ns):       { 0.000 20.755 }
Period(ns):         41.511
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.511      39.356     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.511      40.262     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.511      171.849    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz
  To Clock:  CLK_25_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       35.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.322ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.694ns (44.770%)  route 2.090ns (55.230%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.202 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    -0.882    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_inst/address_reg[1]/Q
                         net (fo=105, routed)         1.092     0.666    vga_inst/out[1]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.340 r  vga_inst/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.340    vga_inst/address_reg[0]_i_3_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.454 r  vga_inst/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.454    vga_inst/address_reg[4]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  vga_inst/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.568    vga_inst/address_reg[8]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.682 r  vga_inst/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.682    vga_inst/address_reg[12]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.904 r  vga_inst/address_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.998     2.902    vga_inst/address_reg[16]_i_1_n_7
    SLICE_X67Y46         FDRE                                         r  vga_inst/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.554    38.202    vga_inst/CLK_25
    SLICE_X67Y46         FDRE                                         r  vga_inst/address_reg[16]/C
                         clock pessimism              0.612    38.814    
                         clock uncertainty           -0.310    38.504    
    SLICE_X67Y46         FDRE (Setup_fdre_C_D)       -0.280    38.224    vga_inst/address_reg[16]
  -------------------------------------------------------------------
                         required time                         38.224    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                 35.322    

Slack (MET) :             35.324ns  (required time - arrival time)
  Source:                 vga_inst/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vga_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.456ns (13.169%)  route 3.007ns (86.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.177 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X67Y37         FDRE                                         r  vga_inst/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/blank_reg/Q
                         net (fo=12, routed)          3.007     2.576    vga_inst/blank
    SLICE_X55Y68         FDRE                                         r  vga_inst/vga_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.529    38.177    vga_inst/CLK_25
    SLICE_X55Y68         FDRE                                         r  vga_inst/vga_green_reg[2]/C
                         clock pessimism              0.462    38.639    
                         clock uncertainty           -0.310    38.329    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    37.900    vga_inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         37.900    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                 35.324    

Slack (MET) :             35.495ns  (required time - arrival time)
  Source:                 vga_inst/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.160%)  route 2.764ns (85.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 38.106 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X67Y37         FDRE                                         r  vga_inst/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/blank_reg/Q
                         net (fo=12, routed)          2.764     2.334    vga_inst/blank
    SLICE_X51Y70         FDRE                                         r  vga_inst/vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.458    38.106    vga_inst/CLK_25
    SLICE_X51Y70         FDRE                                         r  vga_inst/vga_red_reg[0]/C
                         clock pessimism              0.462    38.568    
                         clock uncertainty           -0.310    38.258    
    SLICE_X51Y70         FDRE (Setup_fdre_C_R)       -0.429    37.829    vga_inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         37.829    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                 35.495    

Slack (MET) :             35.559ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.806ns (50.437%)  route 1.775ns (49.563%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.202 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    -0.882    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_inst/address_reg[1]/Q
                         net (fo=105, routed)         1.092     0.666    vga_inst/out[1]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.340 r  vga_inst/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.340    vga_inst/address_reg[0]_i_3_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.454 r  vga_inst/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.454    vga_inst/address_reg[4]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  vga_inst/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.568    vga_inst/address_reg[8]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.682 r  vga_inst/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.682    vga_inst/address_reg[12]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.016 r  vga_inst/address_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.683     2.699    vga_inst/address_reg[16]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  vga_inst/address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.554    38.202    vga_inst/CLK_25
    SLICE_X65Y43         FDRE                                         r  vga_inst/address_reg[17]/C
                         clock pessimism              0.612    38.814    
                         clock uncertainty           -0.310    38.504    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)       -0.246    38.258    vga_inst/address_reg[17]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 35.559    

Slack (MET) :             35.582ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.642ns (18.969%)  route 2.743ns (81.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.203 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.721    -0.891    vga_inst/CLK_25
    SLICE_X66Y33         FDRE                                         r  vga_inst/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  vga_inst/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.863     0.491    vga_inst/vCounter[8]
    SLICE_X68Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  vga_inst/address[0]_i_1/O
                         net (fo=20, routed)          1.879     2.494    vga_inst/address[0]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  vga_inst/address_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.555    38.203    vga_inst/CLK_25
    SLICE_X64Y49         FDRE                                         r  vga_inst/address_reg[15]/C
                         clock pessimism              0.612    38.815    
                         clock uncertainty           -0.310    38.505    
    SLICE_X64Y49         FDRE (Setup_fdre_C_R)       -0.429    38.076    vga_inst/address_reg[15]
  -------------------------------------------------------------------
                         required time                         38.076    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 35.582    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vga_vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.704ns (21.192%)  route 2.618ns (78.808%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.191 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.723    -0.889    vga_inst/CLK_25
    SLICE_X68Y34         FDRE                                         r  vga_inst/vCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.433 f  vga_inst/vCounter_reg[4]/Q
                         net (fo=9, routed)           1.260     0.827    vga_inst/vCounter[4]
    SLICE_X67Y33         LUT6 (Prop_lut6_I3_O)        0.124     0.951 r  vga_inst/vga_vsync_i_2/O
                         net (fo=1, routed)           0.433     1.384    vga_inst/vga_vsync_i_2_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.508 r  vga_inst/vga_vsync_i_1/O
                         net (fo=1, routed)           0.925     2.433    vga_inst/vga_vsync0
    SLICE_X69Y28         FDRE                                         r  vga_inst/vga_vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.543    38.191    vga_inst/CLK_25
    SLICE_X69Y28         FDRE                                         r  vga_inst/vga_vsync_reg/C
                         clock pessimism              0.612    38.803    
                         clock uncertainty           -0.310    38.493    
    SLICE_X69Y28         FDRE (Setup_fdre_C_R)       -0.429    38.064    vga_inst/vga_vsync_reg
  -------------------------------------------------------------------
                         required time                         38.064    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                 35.631    

Slack (MET) :             35.642ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.711ns (48.897%)  route 1.788ns (51.103%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.202 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    -0.882    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_inst/address_reg[1]/Q
                         net (fo=105, routed)         1.092     0.666    vga_inst/out[1]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.340 r  vga_inst/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.340    vga_inst/address_reg[0]_i_3_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.454 r  vga_inst/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.454    vga_inst/address_reg[4]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  vga_inst/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.568    vga_inst/address_reg[8]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.682 r  vga_inst/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.682    vga_inst/address_reg[12]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.921 r  vga_inst/address_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.697     2.618    vga_inst/address_reg[16]_i_1_n_5
    SLICE_X64Y44         FDRE                                         r  vga_inst/address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.554    38.202    vga_inst/CLK_25
    SLICE_X64Y44         FDRE                                         r  vga_inst/address_reg[18]/C
                         clock pessimism              0.612    38.814    
                         clock uncertainty           -0.310    38.504    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)       -0.245    38.259    vga_inst/address_reg[18]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                 35.642    

Slack (MET) :             35.674ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.642ns (19.496%)  route 2.651ns (80.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.203 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.721    -0.891    vga_inst/CLK_25
    SLICE_X66Y33         FDRE                                         r  vga_inst/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  vga_inst/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.863     0.491    vga_inst/vCounter[8]
    SLICE_X68Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  vga_inst/address[0]_i_1/O
                         net (fo=20, routed)          1.788     2.402    vga_inst/address[0]_i_1_n_0
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.555    38.203    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
                         clock pessimism              0.612    38.815    
                         clock uncertainty           -0.310    38.505    
    SLICE_X67Y47         FDRE (Setup_fdre_C_R)       -0.429    38.076    vga_inst/address_reg[12]
  -------------------------------------------------------------------
                         required time                         38.076    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 35.674    

Slack (MET) :             35.674ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.642ns (19.496%)  route 2.651ns (80.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.203 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.721    -0.891    vga_inst/CLK_25
    SLICE_X66Y33         FDRE                                         r  vga_inst/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  vga_inst/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.863     0.491    vga_inst/vCounter[8]
    SLICE_X68Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  vga_inst/address[0]_i_1/O
                         net (fo=20, routed)          1.788     2.402    vga_inst/address[0]_i_1_n_0
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.555    38.203    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[13]/C
                         clock pessimism              0.612    38.815    
                         clock uncertainty           -0.310    38.505    
    SLICE_X67Y47         FDRE (Setup_fdre_C_R)       -0.429    38.076    vga_inst/address_reg[13]
  -------------------------------------------------------------------
                         required time                         38.076    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 35.674    

Slack (MET) :             35.684ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLK_25_clk_wiz rise@39.722ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.466ns (42.500%)  route 1.983ns (57.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.203 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    -0.882    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_inst/address_reg[1]/Q
                         net (fo=105, routed)         1.092     0.666    vga_inst/out[1]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.340 r  vga_inst/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.340    vga_inst/address_reg[0]_i_3_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.454 r  vga_inst/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.454    vga_inst/address_reg[4]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.676 r  vga_inst/address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.892     2.568    vga_inst/address_reg[8]_i_1_n_7
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.141 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.303    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.866 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.557    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.648 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.555    38.203    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[8]/C
                         clock pessimism              0.637    38.840    
                         clock uncertainty           -0.310    38.530    
    SLICE_X67Y48         FDRE (Setup_fdre_C_D)       -0.278    38.252    vga_inst/address_reg[8]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                 35.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.578    -0.601    vga_inst/CLK_25
    SLICE_X66Y33         FDRE                                         r  vga_inst/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  vga_inst/vCounter_reg[7]/Q
                         net (fo=7, routed)           0.102    -0.350    vga_inst/vCounter[7]
    SLICE_X66Y33         LUT6 (Prop_lut6_I4_O)        0.098    -0.252 r  vga_inst/vCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_inst/vCounter[8]_i_1_n_0
    SLICE_X66Y33         FDRE                                         r  vga_inst/vCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.844    -0.841    vga_inst/CLK_25
    SLICE_X66Y33         FDRE                                         r  vga_inst/vCounter_reg[8]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X66Y33         FDRE (Hold_fdre_C_D)         0.121    -0.480    vga_inst/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/hCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.579    -0.600    vga_inst/CLK_25
    SLICE_X65Y34         FDRE                                         r  vga_inst/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga_inst/hCounter_reg[3]/Q
                         net (fo=4, routed)           0.155    -0.304    vga_inst/hCounter[3]
    SLICE_X65Y34         LUT5 (Prop_lut5_I0_O)        0.049    -0.255 r  vga_inst/hCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_inst/hCounter_0[4]
    SLICE_X65Y34         FDRE                                         r  vga_inst/hCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X65Y34         FDRE                                         r  vga_inst/hCounter_reg[4]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.107    -0.493    vga_inst/hCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.819%)  route 0.160ns (46.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X68Y33         FDRE                                         r  vga_inst/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/vCounter_reg[3]/Q
                         net (fo=8, routed)           0.160    -0.298    vga_inst/vCounter[3]
    SLICE_X68Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  vga_inst/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_inst/vCounter[5]_i_1_n_0
    SLICE_X68Y34         FDRE                                         r  vga_inst/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.846    -0.839    vga_inst/CLK_25
    SLICE_X68Y34         FDRE                                         r  vga_inst/vCounter_reg[5]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X68Y34         FDRE (Hold_fdre_C_D)         0.092    -0.492    vga_inst/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/hCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.579    -0.600    vga_inst/CLK_25
    SLICE_X65Y34         FDRE                                         r  vga_inst/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga_inst/hCounter_reg[3]/Q
                         net (fo=4, routed)           0.155    -0.304    vga_inst/hCounter[3]
    SLICE_X65Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  vga_inst/hCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga_inst/hCounter_0[3]
    SLICE_X65Y34         FDRE                                         r  vga_inst/hCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X65Y34         FDRE                                         r  vga_inst/hCounter_reg[3]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.092    -0.508    vga_inst/hCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.578    -0.601    vga_inst/CLK_25
    SLICE_X67Y33         FDRE                                         r  vga_inst/vCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  vga_inst/vCounter_reg[9]/Q
                         net (fo=4, routed)           0.168    -0.291    vga_inst/vCounter[9]
    SLICE_X67Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  vga_inst/vCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    vga_inst/vCounter[9]_i_2_n_0
    SLICE_X67Y33         FDRE                                         r  vga_inst/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.844    -0.841    vga_inst/CLK_25
    SLICE_X67Y33         FDRE                                         r  vga_inst/vCounter_reg[9]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X67Y33         FDRE (Hold_fdre_C_D)         0.091    -0.510    vga_inst/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X68Y33         FDRE                                         r  vga_inst/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.261    vga_inst/vCounter[0]
    SLICE_X68Y33         LUT5 (Prop_lut5_I4_O)        0.042    -0.219 r  vga_inst/vCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vga_inst/vCounter[2]_i_1_n_0
    SLICE_X68Y33         FDRE                                         r  vga_inst/vCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X68Y33         FDRE                                         r  vga_inst/vCounter_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X68Y33         FDRE (Hold_fdre_C_D)         0.107    -0.492    vga_inst/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.189ns (47.764%)  route 0.207ns (52.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X68Y33         FDRE                                         r  vga_inst/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.251    vga_inst/vCounter[0]
    SLICE_X68Y34         LUT5 (Prop_lut5_I2_O)        0.048    -0.203 r  vga_inst/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    vga_inst/vCounter[4]_i_1_n_0
    SLICE_X68Y34         FDRE                                         r  vga_inst/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.846    -0.839    vga_inst/CLK_25
    SLICE_X68Y34         FDRE                                         r  vga_inst/vCounter_reg[4]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X68Y34         FDRE (Hold_fdre_C_D)         0.105    -0.479    vga_inst/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/hCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.579    -0.600    vga_inst/CLK_25
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga_inst/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.202    -0.257    vga_inst/hCounter[6]
    SLICE_X67Y34         LUT4 (Prop_lut4_I1_O)        0.042    -0.215 r  vga_inst/hCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    vga_inst/hCounter_0[7]
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[7]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X67Y34         FDRE (Hold_fdre_C_D)         0.107    -0.493    vga_inst/hCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.517%)  route 0.190ns (50.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.579    -0.600    vga_inst/CLK_25
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga_inst/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.190    -0.269    vga_inst/hCounter[6]
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  vga_inst/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_inst/hCounter_0[5]
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[5]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X67Y34         FDRE (Hold_fdre_C_D)         0.092    -0.508    vga_inst/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_inst/hCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.517%)  route 0.190ns (50.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.579    -0.600    vga_inst/CLK_25
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga_inst/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.190    -0.269    vga_inst/hCounter[6]
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  vga_inst/hCounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_inst/hCounter_0[9]
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X67Y34         FDRE                                         r  vga_inst/hCounter_reg[9]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X67Y34         FDRE (Hold_fdre_C_D)         0.092    -0.508    vga_inst/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clk_wiz
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.566     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X67Y44     vga_inst/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X67Y46     vga_inst/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X67Y46     vga_inst/address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X67Y47     vga_inst/address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X67Y47     vga_inst/address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X65Y46     vga_inst/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X64Y49     vga_inst/address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X67Y46     vga_inst/address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y64     vga_inst/vga_green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y44     vga_inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y46     vga_inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y46     vga_inst/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y46     vga_inst/address_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y46     vga_inst/address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y43     vga_inst/address_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y44     vga_inst/address_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y44     vga_inst/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y44     vga_inst/address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y44     vga_inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y46     vga_inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y46     vga_inst/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y47     vga_inst/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y47     vga_inst/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y47     vga_inst/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y47     vga_inst/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y46     vga_inst/address_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y49     vga_inst/address_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y49     vga_inst/address_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz
  To Clock:  CLK_50_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        9.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.821ns  (required time - arrival time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.826ns (31.014%)  route 6.286ns (68.986%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 18.444 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.888    -0.723    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.731 f  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/DOADO[5]
                         net (fo=2, routed)           2.047     3.778    ov7670_controller_inst/ov7670_registers_inst/DOADO[5]
    SLICE_X32Y88         LUT4 (Prop_lut4_I2_O)        0.124     3.902 r  ov7670_controller_inst/ov7670_registers_inst/busy_sr[31]_i_6/O
                         net (fo=2, routed)           1.290     5.192    ov7670_controller_inst/ov7670_registers_inst/busy_sr[31]_i_6_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.316 r  ov7670_controller_inst/ov7670_registers_inst/busy_sr[31]_i_1/O
                         net (fo=66, routed)          1.300     6.616    ov7670_controller_inst/ov7670_registers_inst/busy_sr0
    SLICE_X30Y66         LUT2 (Prop_lut2_I0_O)        0.124     6.740 r  ov7670_controller_inst/ov7670_registers_inst/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.649     8.389    ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[31]_1
    SLICE_X33Y87         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.478    18.444    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X33Y87         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/C
                         clock pessimism              0.476    18.920    
                         clock uncertainty           -0.281    18.638    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    18.209    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.209    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  9.821    

Slack (MET) :             9.858ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.642ns (6.756%)  route 8.860ns (93.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.542 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.729    -0.883    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y44         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.365 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          7.055     6.690    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.814 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_171/O
                         net (fo=1, routed)           1.805     8.620    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_138
    RAMB36_X3Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.576    18.542    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.281    18.837    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.477    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  9.858    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.642ns (6.887%)  route 8.680ns (93.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.482 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.728    -0.884    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.410     7.044    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_115/O
                         net (fo=1, routed)           1.271     8.439    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_110
    RAMB36_X2Y18         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.516    18.482    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.281    18.663    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.303    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.888ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 0.642ns (6.775%)  route 8.834ns (93.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.659 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.728    -0.884    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.428     7.062    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.186 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_361/O
                         net (fo=1, routed)           1.406     8.592    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_235
    RAMB36_X2Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.693    18.659    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    19.122    
                         clock uncertainty           -0.281    18.840    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.480    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  9.888    

Slack (MET) :             9.972ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 0.642ns (6.966%)  route 8.574ns (93.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.484 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.728    -0.884    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.240     6.875    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.999 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_151/O
                         net (fo=1, routed)           1.334     8.333    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_128
    RAMB36_X2Y19         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.518    18.484    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    18.946    
                         clock uncertainty           -0.281    18.665    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.305    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.305    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  9.972    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 0.580ns (6.387%)  route 8.501ns (93.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.484 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.727    -0.885    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y40         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          7.431     7.003    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.127 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_119/O
                         net (fo=1, routed)           1.070     8.196    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_112
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.518    18.484    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    18.960    
                         clock uncertainty           -0.281    18.678    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.318    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.152ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 0.642ns (7.109%)  route 8.389ns (92.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.479 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.728    -0.884    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.089     6.724    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.848 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_149/O
                         net (fo=1, routed)           1.300     8.148    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_127
    RAMB36_X2Y17         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.513    18.479    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.281    18.660    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.300    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 10.152    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 0.642ns (7.162%)  route 8.322ns (92.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.473 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.728    -0.884    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.091     6.726    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.850 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_133/O
                         net (fo=1, routed)           1.230     8.080    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119
    RAMB36_X2Y16         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.507    18.473    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    18.935    
                         clock uncertainty           -0.281    18.654    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.294    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.236ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.642ns (7.185%)  route 8.294ns (92.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.467 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.728    -0.884    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.260     6.894    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.018 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_105/O
                         net (fo=1, routed)           1.034     8.052    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_105
    RAMB36_X2Y15         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.501    18.467    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    18.929    
                         clock uncertainty           -0.281    18.648    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.288    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 10.236    

Slack (MET) :             10.239ns  (required time - arrival time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.040ns  (CLK_50_clk_wiz rise@20.040ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 2.826ns (32.697%)  route 5.817ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.488 - 20.040 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.888    -0.723    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.731 f  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/DOADO[5]
                         net (fo=2, routed)           2.047     3.778    ov7670_controller_inst/ov7670_registers_inst/DOADO[5]
    SLICE_X32Y88         LUT4 (Prop_lut4_I2_O)        0.124     3.902 r  ov7670_controller_inst/ov7670_registers_inst/busy_sr[31]_i_6/O
                         net (fo=2, routed)           1.290     5.192    ov7670_controller_inst/ov7670_registers_inst/busy_sr[31]_i_6_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.316 r  ov7670_controller_inst/ov7670_registers_inst/busy_sr[31]_i_1/O
                         net (fo=66, routed)          1.300     6.616    ov7670_controller_inst/ov7670_registers_inst/busy_sr0
    SLICE_X30Y66         LUT2 (Prop_lut2_I0_O)        0.124     6.740 r  ov7670_controller_inst/ov7670_registers_inst/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.180     7.920    ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[31]_1
    SLICE_X30Y84         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.040    20.040 r  
    Y9                                                0.000    20.040 r  clk100 (IN)
                         net (fo=0)                   0.000    20.040    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.460 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.184 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.875    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.966 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.522    18.488    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X30Y84         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/C
                         clock pessimism              0.476    18.964    
                         clock uncertainty           -0.281    18.682    
    SLICE_X30Y84         FDRE (Setup_fdre_C_R)       -0.524    18.158    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 10.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.655%)  route 0.481ns (77.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.553    -0.626    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X33Y81         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.481    -0.003    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[1]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.046    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.647%)  route 0.482ns (77.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.553    -0.626    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X33Y81         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.482    -0.003    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[0]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.046    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.574    -0.605    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X31Y65         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.067    -0.397    ov7670_controller_inst/i2c_sender_inst/data_sr_reg_n_0_[22]
    SLICE_X30Y65         SRL16E                                       r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.840    -0.845    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X30Y65         SRL16E                                       r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X30Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.475    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            debounce_inst/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.559    -0.620    debounce_inst/CLK_50
    SLICE_X35Y58         FDRE                                         r  debounce_inst/c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  debounce_inst/c_reg[18]/Q
                         net (fo=2, routed)           0.067    -0.412    debounce_inst/c_reg[18]
    SLICE_X34Y58         LUT5 (Prop_lut5_I1_O)        0.045    -0.367 r  debounce_inst/o_i_1/O
                         net (fo=1, routed)           0.000    -0.367    debounce_inst/o_i_1_n_0
    SLICE_X34Y58         FDRE                                         r  debounce_inst/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.826    -0.859    debounce_inst/CLK_50
    SLICE_X34Y58         FDRE                                         r  debounce_inst/o_reg/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.120    -0.487    debounce_inst/o_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.164ns (23.237%)  route 0.542ns (76.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.553    -0.626    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X32Y81         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.542     0.080    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[4]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.046    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.164ns (23.231%)  route 0.542ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.553    -0.626    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X32Y81         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.542     0.080    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[3]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.046    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.164ns (23.082%)  route 0.547ns (76.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.553    -0.626    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X32Y81         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.547     0.085    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[5]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.046    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.557    -0.622    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X33Y87         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.393    ov7670_controller_inst/i2c_sender_inst/data_sr_reg_n_0_[11]
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.048    -0.345 r  ov7670_controller_inst/i2c_sender_inst/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    ov7670_controller_inst/i2c_sender_inst/data_sr[12]_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.823    -0.862    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X32Y87         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.131    -0.478    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.164ns (22.913%)  route 0.552ns (77.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.553    -0.626    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X32Y81         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.552     0.090    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[7]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.046    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.128ns (18.762%)  route 0.554ns (81.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.552    -0.627    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    SLICE_X33Y80         FDRE                                         r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  ov7670_controller_inst/ov7670_registers_inst/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.554     0.056    ov7670_controller_inst/ov7670_registers_inst/address_reg_rep_n_0_[6]
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.954    -0.730    ov7670_controller_inst/ov7670_registers_inst/CLK_50
    RAMB18_X2Y42         RAMB18E1                                     r  ov7670_controller_inst/ov7670_registers_inst/sreg_reg/CLKARDCLK
                         clock pessimism              0.502    -0.229    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    -0.100    ov7670_controller_inst/ov7670_registers_inst/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clk_wiz
Waveform(ns):       { 0.000 10.020 }
Period(ns):         20.040
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X5Y7      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X3Y10     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X5Y0      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X5Y8      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X4Y21     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X5Y1      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X5Y20     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X4Y22     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X4Y1      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.040      17.148     RAMB36_X5Y21     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.040      193.320    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.020      9.040      SLICE_X30Y65     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.020      9.040      SLICE_X30Y65     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X33Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X33Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X33Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X33Y80     ov7670_controller_inst/ov7670_registers_inst/address_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.020      9.040      SLICE_X30Y65     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.020      9.040      SLICE_X30Y65     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y89     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y89     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y89     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y89     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y89     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y89     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y88     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.020      9.520      SLICE_X32Y88     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y4    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz
  To Clock:  CLK_25_clk_wiz

Setup :           12  Failing Endpoints,  Worst Slack       -5.746ns,  Total Violation      -65.099ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.746ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.003ns  (logic 1.908ns (38.140%)  route 3.095ns (61.860%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 2183.077 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 2183.742 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         2.019  2183.742    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882  2184.624 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.627  2186.251    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.124  2186.375 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000  2186.375    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_32_n_0
    SLICE_X82Y74         MUXF7 (Prop_muxf7_I1_O)      0.247  2186.622 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000  2186.622    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15_n_0
    SLICE_X82Y74         MUXF8 (Prop_muxf8_I0_O)      0.098  2186.720 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           1.468  2188.188    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.319  2188.507 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.507    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I0_O)      0.238  2188.745 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000  2188.745    vga_inst/doutb[7]
    SLICE_X52Y68         FDRE                                         r  vga_inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.459  2183.077    vga_inst/CLK_25
    SLICE_X52Y68         FDRE                                         r  vga_inst/vga_green_reg[3]/C
                         clock pessimism              0.288  2183.365    
                         clock uncertainty           -0.430  2182.935    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.064  2182.999    vga_inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                       2182.999    
                         arrival time                       -2188.744    
  -------------------------------------------------------------------
                         slack                                 -5.746    

Slack (VIOLATED) :        -5.743ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.240ns  (logic 1.908ns (36.409%)  route 3.332ns (63.591%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 2183.076 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 2183.501 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.778  2183.501    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882  2184.383 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.538  2186.921    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47[5]
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.124  2187.045 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000  2187.045    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_24_n_0
    SLICE_X50Y72         MUXF7 (Prop_muxf7_I1_O)      0.247  2187.292 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000  2187.292    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_n_0
    SLICE_X50Y72         MUXF8 (Prop_muxf8_I0_O)      0.098  2187.390 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.795  2188.185    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.319  2188.504 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.504    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X51Y70         MUXF7 (Prop_muxf7_I0_O)      0.238  2188.742 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000  2188.742    vga_inst/doutb[8]
    SLICE_X51Y70         FDRE                                         r  vga_inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.458  2183.076    vga_inst/CLK_25
    SLICE_X51Y70         FDRE                                         r  vga_inst/vga_red_reg[0]/C
                         clock pessimism              0.288  2183.364    
                         clock uncertainty           -0.430  2182.934    
    SLICE_X51Y70         FDRE (Setup_fdre_C_D)        0.064  2182.998    vga_inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                       2182.998    
                         arrival time                       -2188.741    
  -------------------------------------------------------------------
                         slack                                 -5.743    

Slack (VIOLATED) :        -5.734ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.242ns  (logic 1.866ns (35.594%)  route 3.376ns (64.406%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 2183.146 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 2183.561 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.838  2183.561    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882  2184.443 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.805  2186.248    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35[3]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124  2186.372 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_29/O
                         net (fo=1, routed)           0.000  2186.372    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_29_n_0
    SLICE_X39Y43         MUXF7 (Prop_muxf7_I0_O)      0.212  2186.584 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2186.584    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_14_n_0
    SLICE_X39Y43         MUXF8 (Prop_muxf8_I1_O)      0.094  2186.678 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           1.571  2188.249    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.316  2188.565 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.565    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X55Y68         MUXF7 (Prop_muxf7_I0_O)      0.238  2188.803 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000  2188.803    vga_inst/doutb[6]
    SLICE_X55Y68         FDRE                                         r  vga_inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.529  2183.147    vga_inst/CLK_25
    SLICE_X55Y68         FDRE                                         r  vga_inst/vga_green_reg[2]/C
                         clock pessimism              0.288  2183.435    
                         clock uncertainty           -0.430  2183.005    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)        0.064  2183.069    vga_inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                       2183.069    
                         arrival time                       -2188.803    
  -------------------------------------------------------------------
                         slack                                 -5.734    

Slack (VIOLATED) :        -5.693ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.265ns  (logic 1.869ns (35.497%)  route 3.396ns (64.503%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 2183.151 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 2183.550 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.827  2183.550    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882  2184.432 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.841  2186.272    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124  2186.396 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.000  2186.396    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_33_n_0
    SLICE_X89Y76         MUXF7 (Prop_muxf7_I0_O)      0.212  2186.608 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000  2186.608    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16_n_0
    SLICE_X89Y76         MUXF8 (Prop_muxf8_I1_O)      0.094  2186.702 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.556  2188.258    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.316  2188.574 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.574    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X54Y65         MUXF7 (Prop_muxf7_I0_O)      0.241  2188.815 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000  2188.815    vga_inst/doutb[3]
    SLICE_X54Y65         FDRE                                         r  vga_inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.533  2183.151    vga_inst/CLK_25
    SLICE_X54Y65         FDRE                                         r  vga_inst/vga_blue_reg[3]/C
                         clock pessimism              0.288  2183.439    
                         clock uncertainty           -0.430  2183.009    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)        0.113  2183.122    vga_inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                       2183.122    
                         arrival time                       -2188.815    
  -------------------------------------------------------------------
                         slack                                 -5.693    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.247ns  (logic 1.871ns (35.656%)  route 3.376ns (64.344%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 2183.152 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 2183.500 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.777  2183.500    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882  2184.382 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.976  2186.358    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124  2186.482 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_30/O
                         net (fo=1, routed)           0.000  2186.482    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_30_n_0
    SLICE_X43Y40         MUXF7 (Prop_muxf7_I1_O)      0.217  2186.699 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2186.699    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_14_n_0
    SLICE_X43Y40         MUXF8 (Prop_muxf8_I1_O)      0.094  2186.793 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           1.400  2188.194    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I3_O)        0.316  2188.510 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.510    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I0_O)      0.238  2188.748 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000  2188.748    vga_inst/doutb[5]
    SLICE_X55Y64         FDRE                                         r  vga_inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.534  2183.152    vga_inst/CLK_25
    SLICE_X55Y64         FDRE                                         r  vga_inst/vga_green_reg[1]/C
                         clock pessimism              0.288  2183.440    
                         clock uncertainty           -0.430  2183.010    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.064  2183.074    vga_inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                       2183.074    
                         arrival time                       -2188.747    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.658ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.160ns  (logic 1.883ns (36.494%)  route 3.277ns (63.506%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 2183.081 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 2183.501 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.778  2183.501    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882  2184.383 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.329  2186.712    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_119[0]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124  2186.836 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000  2186.836    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_24_n_0
    SLICE_X52Y66         MUXF7 (Prop_muxf7_I1_O)      0.245  2187.082 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000  2187.082    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11_n_0
    SLICE_X52Y66         MUXF8 (Prop_muxf8_I0_O)      0.104  2187.186 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.947  2188.133    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.316  2188.449 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.449    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X53Y65         MUXF7 (Prop_muxf7_I0_O)      0.212  2188.661 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000  2188.661    vga_inst/doutb[11]
    SLICE_X53Y65         FDRE                                         r  vga_inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.463  2183.081    vga_inst/CLK_25
    SLICE_X53Y65         FDRE                                         r  vga_inst/vga_red_reg[3]/C
                         clock pessimism              0.288  2183.369    
                         clock uncertainty           -0.430  2182.939    
    SLICE_X53Y65         FDRE (Setup_fdre_C_D)        0.064  2183.003    vga_inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                       2183.003    
                         arrival time                       -2188.661    
  -------------------------------------------------------------------
                         slack                                 -5.658    

Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.160ns  (logic 1.909ns (36.997%)  route 3.251ns (63.003%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 2183.149 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 2183.550 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.827  2183.550    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882  2184.432 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.805  2186.236    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15[7]
    SLICE_X88Y84         LUT6 (Prop_lut6_I5_O)        0.124  2186.360 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.000  2186.360    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_32_n_0
    SLICE_X88Y84         MUXF7 (Prop_muxf7_I1_O)      0.245  2186.605 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_15/O
                         net (fo=1, routed)           0.000  2186.605    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_15_n_0
    SLICE_X88Y84         MUXF8 (Prop_muxf8_I0_O)      0.104  2186.709 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           1.446  2188.156    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.316  2188.472 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.472    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X55Y67         MUXF7 (Prop_muxf7_I0_O)      0.238  2188.710 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000  2188.710    vga_inst/doutb[10]
    SLICE_X55Y67         FDRE                                         r  vga_inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.531  2183.149    vga_inst/CLK_25
    SLICE_X55Y67         FDRE                                         r  vga_inst/vga_red_reg[2]/C
                         clock pessimism              0.288  2183.437    
                         clock uncertainty           -0.430  2183.007    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)        0.064  2183.071    vga_inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                       2183.071    
                         arrival time                       -2188.710    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.626ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        4.888ns  (logic 1.909ns (39.057%)  route 2.979ns (60.943%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 2183.082 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 2183.742 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         2.019  2183.742    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882  2184.624 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.550  2186.174    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12[6]
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.124  2186.298 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_32/O
                         net (fo=1, routed)           0.000  2186.298    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_32_n_0
    SLICE_X85Y77         MUXF7 (Prop_muxf7_I1_O)      0.245  2186.543 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000  2186.543    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15_n_0
    SLICE_X85Y77         MUXF8 (Prop_muxf8_I0_O)      0.104  2186.647 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6/O
                         net (fo=1, routed)           1.429  2188.076    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.316  2188.392 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.392    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I0_O)      0.238  2188.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000  2188.630    vga_inst/doutb[9]
    SLICE_X52Y64         FDRE                                         r  vga_inst/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.464  2183.082    vga_inst/CLK_25
    SLICE_X52Y64         FDRE                                         r  vga_inst/vga_red_reg[1]/C
                         clock pessimism              0.288  2183.370    
                         clock uncertainty           -0.430  2182.940    
    SLICE_X52Y64         FDRE (Setup_fdre_C_D)        0.064  2183.004    vga_inst/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                       2183.004    
                         arrival time                       -2188.629    
  -------------------------------------------------------------------
                         slack                                 -5.626    

Slack (VIOLATED) :        -5.616ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        5.232ns  (logic 1.873ns (35.798%)  route 3.359ns (64.202%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 2183.152 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 2183.507 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.784  2183.507    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882  2184.389 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.031  2186.420    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27[1]
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.124  2186.544 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_27/O
                         net (fo=1, routed)           0.000  2186.544    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_27_n_0
    SLICE_X57Y40         MUXF7 (Prop_muxf7_I0_O)      0.238  2186.782 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000  2186.782    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_13_n_0
    SLICE_X57Y40         MUXF8 (Prop_muxf8_I0_O)      0.104  2186.886 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           1.328  2188.214    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.316  2188.530 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2188.530    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X58Y65         MUXF7 (Prop_muxf7_I0_O)      0.209  2188.739 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000  2188.739    vga_inst/doutb[4]
    SLICE_X58Y65         FDRE                                         r  vga_inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.534  2183.152    vga_inst/CLK_25
    SLICE_X58Y65         FDRE                                         r  vga_inst/vga_green_reg[0]/C
                         clock pessimism              0.288  2183.440    
                         clock uncertainty           -0.430  2183.010    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)        0.113  2183.123    vga_inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                       2183.123    
                         arrival time                       -2188.739    
  -------------------------------------------------------------------
                         slack                                 -5.616    

Slack (VIOLATED) :        -4.806ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_25_clk_wiz rise@2184.692ns - CLK_50_clk_wiz rise@2184.334ns)
  Data Path Delay:        4.145ns  (logic 1.815ns (43.785%)  route 2.330ns (56.215%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 2183.157 - 2184.692 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 2183.741 - 2184.334 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                   2184.334  2184.334 r  
    Y9                                                0.000  2184.334 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.334    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490  2185.824 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2187.109    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343  2179.766 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855  2181.621    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  2181.722 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         2.018  2183.741    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028  2184.769 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065  2184.834    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425  2185.259 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.265  2187.524    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[0]
    SLICE_X80Y67         LUT6 (Prop_lut6_I1_O)        0.124  2187.648 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000  2187.648    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X80Y67         MUXF7 (Prop_muxf7_I0_O)      0.238  2187.886 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000  2187.886    vga_inst/doutb[0]
    SLICE_X80Y67         FDRE                                         r  vga_inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                   2184.692  2184.692 r  
    Y9                                                0.000  2184.692 r  clk100 (IN)
                         net (fo=0)                   0.000  2184.692    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420  2186.111 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2187.273    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438  2179.836 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  2181.527    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2181.618 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.540  2183.158    vga_inst/CLK_25
    SLICE_X80Y67         FDRE                                         r  vga_inst/vga_blue_reg[0]/C
                         clock pessimism              0.288  2183.446    
                         clock uncertainty           -0.430  2183.016    
    SLICE_X80Y67         FDRE (Setup_fdre_C_D)        0.064  2183.080    vga_inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                       2183.080    
                         arrival time                       -2187.886    
  -------------------------------------------------------------------
                         slack                                 -4.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.311ns (34.398%)  route 0.593ns (65.602%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.647    -0.531    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.327 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.593     0.266    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_8[0]
    SLICE_X100Y67        LUT6 (Prop_lut6_I3_O)        0.045     0.311 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.311    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X100Y67        MUXF7 (Prop_muxf7_I0_O)      0.062     0.373 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.373    vga_inst/doutb[2]
    SLICE_X100Y67        FDRE                                         r  vga_inst/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.872    -0.813    vga_inst/CLK_25
    SLICE_X100Y67        FDRE                                         r  vga_inst/vga_blue_reg[2]/C
                         clock pessimism              0.556    -0.257    
                         clock uncertainty            0.430     0.173    
    SLICE_X100Y67        FDRE (Hold_fdre_C_D)         0.134     0.307    vga_inst/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.311ns (34.429%)  route 0.592ns (65.571%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.638    -0.540    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.336 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.592     0.256    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_2[0]
    SLICE_X95Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.301 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.301    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X95Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     0.363 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.363    vga_inst/doutb[1]
    SLICE_X95Y30         FDRE                                         r  vga_inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.871    -0.814    vga_inst/CLK_25
    SLICE_X95Y30         FDRE                                         r  vga_inst/vga_blue_reg[1]/C
                         clock pessimism              0.556    -0.258    
                         clock uncertainty            0.430     0.172    
    SLICE_X95Y30         FDRE (Hold_fdre_C_D)         0.105     0.277    vga_inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.517ns (48.243%)  route 0.555ns (51.757%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.612    -0.566    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204    -0.362 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.332    -0.031    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59[1]
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.014 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     0.014    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19_n_0
    SLICE_X59Y65         MUXF7 (Prop_muxf7_I0_O)      0.071     0.085 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.085    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9_n_0
    SLICE_X59Y65         MUXF8 (Prop_muxf8_I0_O)      0.023     0.108 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.223     0.331    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.112     0.443 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.443    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X58Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     0.505 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.505    vga_inst/doutb[4]
    SLICE_X58Y65         FDRE                                         r  vga_inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.843    -0.842    vga_inst/CLK_25
    SLICE_X58Y65         FDRE                                         r  vga_inst/vga_green_reg[0]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.430     0.144    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.134     0.278    vga_inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.515ns (47.652%)  route 0.566ns (52.348%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.605    -0.573    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.369 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.309    -0.061    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_65[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.016 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    -0.016    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_n_0
    SLICE_X55Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     0.046 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     0.046    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10_n_0
    SLICE_X55Y65         MUXF8 (Prop_muxf8_I1_O)      0.019     0.065 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.257     0.322    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.112     0.434 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.434    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X54Y65         MUXF7 (Prop_muxf7_I0_O)      0.073     0.507 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.507    vga_inst/doutb[3]
    SLICE_X54Y65         FDRE                                         r  vga_inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.841    -0.844    vga_inst/CLK_25
    SLICE_X54Y65         FDRE                                         r  vga_inst/vga_blue_reg[3]/C
                         clock pessimism              0.556    -0.288    
                         clock uncertainty            0.430     0.142    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.134     0.276    vga_inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.280ns (26.010%)  route 0.796ns (73.990%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.582    -0.597    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y40         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=24, routed)          0.796     0.364    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.409 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.409    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I0_O)      0.071     0.480 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.480    vga_inst/doutb[5]
    SLICE_X55Y64         FDRE                                         r  vga_inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.842    -0.843    vga_inst/CLK_25
    SLICE_X55Y64         FDRE                                         r  vga_inst/vga_green_reg[1]/C
                         clock pessimism              0.556    -0.287    
                         clock uncertainty            0.430     0.143    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.105     0.248    vga_inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.404ns (37.024%)  route 0.687ns (62.976%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.544    -0.635    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y72         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=48, routed)          0.445    -0.048    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X53Y68         MUXF8 (Prop_muxf8_S_O)       0.080     0.032 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.242     0.274    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.112     0.386 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.386    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X51Y70         MUXF7 (Prop_muxf7_I0_O)      0.071     0.457 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.457    vga_inst/doutb[8]
    SLICE_X51Y70         FDRE                                         r  vga_inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.811    -0.874    vga_inst/CLK_25
    SLICE_X51Y70         FDRE                                         r  vga_inst/vga_red_reg[0]/C
                         clock pessimism              0.556    -0.318    
                         clock uncertainty            0.430     0.112    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.105     0.217    vga_inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.416ns (38.089%)  route 0.676ns (61.911%))
  Logic Levels:           3  (LUT5=1 MUXF7=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.547    -0.632    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y72         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=93, routed)          0.369    -0.121    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X45Y60         MUXF7 (Prop_muxf7_S_O)       0.093    -0.028 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.307     0.279    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I3_O)        0.108     0.387 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.387    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.074     0.461 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.461    vga_inst/doutb[7]
    SLICE_X52Y68         FDRE                                         r  vga_inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.813    -0.872    vga_inst/CLK_25
    SLICE_X52Y68         FDRE                                         r  vga_inst/vga_green_reg[3]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.430     0.114    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.105     0.219    vga_inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.251ns (21.959%)  route 0.892ns (78.041%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.544    -0.635    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y72         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=48, routed)          0.892     0.398    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.045     0.443 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.443    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2_n_0
    SLICE_X53Y65         MUXF7 (Prop_muxf7_I1_O)      0.065     0.508 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.508    vga_inst/doutb[11]
    SLICE_X53Y65         FDRE                                         r  vga_inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.816    -0.869    vga_inst/CLK_25
    SLICE_X53Y65         FDRE                                         r  vga_inst/vga_red_reg[3]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.430     0.117    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.105     0.222    vga_inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.529ns (48.136%)  route 0.570ns (51.864%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.610    -0.568    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204    -0.364 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.367     0.003    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46[3]
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.048 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.048    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_24_n_0
    SLICE_X57Y68         MUXF7 (Prop_muxf7_I1_O)      0.074     0.122 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     0.122    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_n_0
    SLICE_X57Y68         MUXF8 (Prop_muxf8_I0_O)      0.023     0.145 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.202     0.348    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.112     0.460 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.460    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X55Y68         MUXF7 (Prop_muxf7_I0_O)      0.071     0.531 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.531    vga_inst/doutb[6]
    SLICE_X55Y68         FDRE                                         r  vga_inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.838    -0.847    vga_inst/CLK_25
    SLICE_X55Y68         FDRE                                         r  vga_inst/vga_green_reg[2]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.430     0.139    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.105     0.244    vga_inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Destination:            vga_inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.529ns (46.941%)  route 0.598ns (53.059%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.610    -0.568    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204    -0.364 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.341    -0.024    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46[7]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.021 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.021    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_24_n_0
    SLICE_X57Y66         MUXF7 (Prop_muxf7_I1_O)      0.074     0.095 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     0.095    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_n_0
    SLICE_X57Y66         MUXF8 (Prop_muxf8_I0_O)      0.023     0.118 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.257     0.376    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.112     0.488 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.488    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X55Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     0.559 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.559    vga_inst/doutb[10]
    SLICE_X55Y67         FDRE                                         r  vga_inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.839    -0.846    vga_inst/CLK_25
    SLICE_X55Y67         FDRE                                         r  vga_inst/vga_red_reg[2]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.430     0.140    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.105     0.245    vga_inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz
  To Clock:  CLK_50_clk_wiz

Setup :         1472  Failing Endpoints,  Worst Slack       -5.148ns,  Total Violation    -5697.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.148ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.247ns  (logic 0.704ns (16.575%)  route 3.543ns (83.425%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.524 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 r  vga_inst/address_reg[12]/Q
                         net (fo=47, routed)          0.884    40.180    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X66Y47         LUT3 (Prop_lut3_I1_O)        0.124    40.304 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=8, routed)           2.318    42.622    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    42.746 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60/O
                         net (fo=1, routed)           0.341    43.087    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/enb_array[43]
    RAMB36_X2Y19         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.518    38.524    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.812    
                         clock uncertainty           -0.430    38.382    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.939    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                         -43.087    
  -------------------------------------------------------------------
                         slack                                 -5.148    

Slack (VIOLATED) :        -5.093ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.368ns  (logic 0.704ns (16.115%)  route 3.664ns (83.885%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.699 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 38.839 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.729    38.839    vga_inst/CLK_25
    SLICE_X65Y46         FDRE                                         r  vga_inst/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456    39.295 f  vga_inst/address_reg[14]/Q
                         net (fo=46, routed)          0.767    40.062    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.124    40.186 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=9, routed)           2.414    42.600    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I4_O)        0.124    42.724 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.483    43.208    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/enb_array[72]
    RAMB36_X2Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.693    38.699    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.987    
                         clock uncertainty           -0.430    38.557    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.114    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -43.208    
  -------------------------------------------------------------------
                         slack                                 -5.093    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.235ns  (logic 0.456ns (10.768%)  route 3.779ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.744 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 38.839 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.729    38.839    vga_inst/CLK_25
    SLICE_X67Y46         FDRE                                         r  vga_inst/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.456    39.295 r  vga_inst/address_reg[10]/Q
                         net (fo=105, routed)         3.779    43.074    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y24         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.738    38.744    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.288    39.032    
                         clock uncertainty           -0.430    38.602    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.036    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.036    
                         arrival time                         -43.074    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.028ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.255ns  (logic 0.704ns (16.547%)  route 3.551ns (83.453%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.652 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 f  vga_inst/address_reg[13]/Q
                         net (fo=47, routed)          0.690    39.986    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X66Y46         LUT3 (Prop_lut3_I0_O)        0.124    40.110 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=9, routed)           1.929    42.039    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124    42.163 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.931    43.095    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y18         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.646    38.652    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.940    
                         clock uncertainty           -0.430    38.510    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.067    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.067    
                         arrival time                         -43.095    
  -------------------------------------------------------------------
                         slack                                 -5.028    

Slack (VIOLATED) :        -4.989ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.214ns  (logic 0.704ns (16.707%)  route 3.510ns (83.293%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.650 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 r  vga_inst/address_reg[12]/Q
                         net (fo=47, routed)          0.884    40.180    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X66Y47         LUT3 (Prop_lut3_I1_O)        0.124    40.304 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=8, routed)           2.285    42.589    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X91Y97         LUT5 (Prop_lut5_I4_O)        0.124    42.713 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.341    43.054    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/enb_array[11]
    RAMB36_X4Y19         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.644    38.650    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.938    
                         clock uncertainty           -0.430    38.508    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.065    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.065    
                         arrival time                         -43.054    
  -------------------------------------------------------------------
                         slack                                 -4.989    

Slack (VIOLATED) :        -4.972ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.070ns  (logic 0.704ns (17.296%)  route 3.366ns (82.704%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.523 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 r  vga_inst/address_reg[12]/Q
                         net (fo=47, routed)          0.884    40.180    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X66Y47         LUT3 (Prop_lut3_I1_O)        0.124    40.304 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=8, routed)           1.992    42.296    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124    42.420 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.491    42.910    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[35]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.518    38.523    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.812    
                         clock uncertainty           -0.430    38.382    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.939    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                         -42.910    
  -------------------------------------------------------------------
                         slack                                 -4.972    

Slack (VIOLATED) :        -4.971ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.068ns  (logic 0.704ns (17.306%)  route 3.364ns (82.694%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.522 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 f  vga_inst/address_reg[13]/Q
                         net (fo=47, routed)          0.690    39.986    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X66Y46         LUT3 (Prop_lut3_I0_O)        0.124    40.110 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=9, routed)           2.184    42.294    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.124    42.418 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.490    42.908    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/enb_array[33]
    RAMB36_X2Y18         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.516    38.522    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.810    
                         clock uncertainty           -0.430    38.380    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.937    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.937    
                         arrival time                         -42.908    
  -------------------------------------------------------------------
                         slack                                 -4.971    

Slack (VIOLATED) :        -4.965ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.158ns  (logic 0.704ns (16.933%)  route 3.454ns (83.067%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.617 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 r  vga_inst/address_reg[12]/Q
                         net (fo=47, routed)          0.824    40.121    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X66Y47         LUT3 (Prop_lut3_I1_O)        0.124    40.245 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=8, routed)           0.644    40.889    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X66Y42         LUT5 (Prop_lut5_I4_O)        0.124    41.013 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           1.985    42.998    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/enb_array[29]
    RAMB36_X0Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.612    38.617    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.906    
                         clock uncertainty           -0.430    38.476    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.033    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                         -42.998    
  -------------------------------------------------------------------
                         slack                                 -4.965    

Slack (VIOLATED) :        -4.963ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.372%)  route 3.348ns (82.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.513 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 38.839 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.729    38.839    vga_inst/CLK_25
    SLICE_X65Y46         FDRE                                         r  vga_inst/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456    39.295 r  vga_inst/address_reg[14]/Q
                         net (fo=46, routed)          1.027    40.322    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X67Y49         LUT3 (Prop_lut3_I1_O)        0.124    40.446 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6/O
                         net (fo=8, routed)           1.980    42.426    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/address_reg[12]
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    42.550 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.341    42.891    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[38]
    RAMB36_X2Y16         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.507    38.513    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.801    
                         clock uncertainty           -0.430    38.371    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.928    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                         -42.891    
  -------------------------------------------------------------------
                         slack                                 -4.963    

Slack (VIOLATED) :        -4.949ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.358ns  (CLK_50_clk_wiz rise@40.080ns - CLK_25_clk_wiz rise@39.722ns)
  Data Path Delay:        4.140ns  (logic 0.704ns (17.005%)  route 3.436ns (82.995%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.615 - 40.080 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 38.840 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                     39.722    39.722 r  
    Y9                                                0.000    39.722 r  clk100 (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    41.212 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    42.497    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    35.154 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    37.009    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    37.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.730    38.840    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456    39.296 r  vga_inst/address_reg[12]/Q
                         net (fo=47, routed)          0.824    40.121    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X66Y47         LUT3 (Prop_lut3_I1_O)        0.124    40.245 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=8, routed)           0.867    41.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/address_reg[13]
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124    41.236 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40/O
                         net (fo=1, routed)           1.744    42.980    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/enb_array[21]
    RAMB36_X1Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     40.080    40.080 r  
    Y9                                                0.000    40.080 r  clk100 (IN)
                         net (fo=0)                   0.000    40.080    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.499 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.661    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.224 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.915    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         1.610    38.615    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    38.904    
                         clock uncertainty           -0.430    38.474    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.031    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                         -42.980    
  -------------------------------------------------------------------
                         slack                                 -4.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.706%)  route 0.888ns (86.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[8]/Q
                         net (fo=105, routed)         0.888     0.434    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.870    -0.814    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.430     0.171    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.354    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.141ns (12.290%)  route 1.006ns (87.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X67Y44         FDRE                                         r  vga_inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[3]/Q
                         net (fo=105, routed)         1.006     0.552    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y22         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.973    -0.711    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.156    
                         clock uncertainty            0.430     0.274    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.457    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.141ns (12.790%)  route 0.961ns (87.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X67Y44         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)         0.961     0.507    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X5Y0          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.925    -0.759    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.556    -0.204    
                         clock uncertainty            0.430     0.226    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.409    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.271%)  route 1.008ns (87.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[8]/Q
                         net (fo=105, routed)         1.008     0.554    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y23         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.968    -0.716    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.556    -0.161    
                         clock uncertainty            0.430     0.269    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.452    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.268%)  route 1.008ns (87.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[8]/Q
                         net (fo=105, routed)         1.008     0.555    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y24         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.963    -0.721    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.556    -0.166    
                         clock uncertainty            0.430     0.264    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.447    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.141ns (12.178%)  route 1.017ns (87.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X67Y45         FDRE                                         r  vga_inst/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[7]/Q
                         net (fo=105, routed)         1.017     0.562    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.968    -0.716    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.556    -0.161    
                         clock uncertainty            0.430     0.269    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.452    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.317%)  route 0.918ns (86.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X67Y46         FDRE                                         r  vga_inst/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[9]/Q
                         net (fo=105, routed)         0.918     0.463    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.868    -0.816    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.261    
                         clock uncertainty            0.430     0.169    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.352    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.141ns (13.089%)  route 0.936ns (86.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X67Y44         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)         0.936     0.482    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.881    -0.803    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.248    
                         clock uncertainty            0.430     0.182    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.365    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.153%)  route 1.019ns (87.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X67Y47         FDRE                                         r  vga_inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[12]/Q
                         net (fo=47, routed)          1.019     0.566    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y24         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.963    -0.721    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.556    -0.166    
                         clock uncertainty            0.430     0.264    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.447    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.020ns period=20.040ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.141ns (13.163%)  route 0.930ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.616ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X67Y48         FDRE                                         r  vga_inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[1]/Q
                         net (fo=105, routed)         0.930     0.477    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=241, routed)         0.874    -0.810    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.430     0.175    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.358    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.118    





