$date
	Sat Nov 16 19:04:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main_deco_TB $end
$var wire 2 ! resSrc_test [1:0] $end
$var wire 1 " regWrite_test $end
$var wire 1 # memWrite_test $end
$var wire 1 $ jump_test $end
$var wire 2 % immSrc_test [1:0] $end
$var wire 1 & branch_test $end
$var wire 1 ' aluSrc_test $end
$var wire 2 ( aluOp_test [1:0] $end
$var parameter 32 ) DURATION $end
$var reg 7 * op_test [6:0] $end
$scope module main_deco_UUT $end
$var wire 2 + aluOp [1:0] $end
$var wire 1 ' aluSrc $end
$var wire 1 & branch $end
$var wire 2 , immSrc [1:0] $end
$var wire 1 $ jump $end
$var wire 1 # memWrite $end
$var wire 7 - op [6:0] $end
$var wire 1 " regWrite $end
$var wire 2 . resSrc [1:0] $end
$var reg 2 / aluOpAux [1:0] $end
$var reg 1 0 aluSrcAux $end
$var reg 1 1 branchAux $end
$var reg 2 2 immSrcAux [1:0] $end
$var reg 1 3 jumpAux $end
$var reg 1 4 memWriteAux $end
$var reg 1 5 regWriteAux $end
$var reg 2 6 resSrcAux [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 )
$end
#0
$dumpvars
b1 6
15
04
03
b0 2
01
10
b0 /
b1 .
b11 -
b0 ,
b0 +
b11 *
b0 (
1'
0&
b0 %
0$
0#
1"
b1 !
$end
#100000
0"
05
b1 %
b1 ,
b1 2
1#
14
b100011 *
b100011 -
#200000
b1 (
b1 +
b1 /
b10 %
b10 ,
b10 2
0'
00
0#
04
1&
11
b1100011 *
b1100011 -
#1200000
