# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 25
attribute \src "dut.sv:12.3-12.137"
attribute \cells_not_processed 1
module \test_add
  attribute \src "dut.sv:12.42-12.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:12.45-12.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:12.70-12.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:12.80-12.125"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:12.111-12.117"
  wire width 4 $add$dut.sv:12$2_Y
  attribute \src "dut.sv:12.111-12.117"
  cell $add $add$dut.sv:12$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $add$dut.sv:12$2_Y
  end
  attribute \src "dut.sv:12.80-12.125"
  process $proc$dut.sv:12$1
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $add$dut.sv:12$2_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:13.3-13.137"
attribute \cells_not_processed 1
module \test_sub
  attribute \src "dut.sv:13.42-13.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:13.45-13.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:13.70-13.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:13.80-13.125"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:13.111-13.117"
  wire width 4 $sub$dut.sv:13$4_Y
  attribute \src "dut.sv:13.111-13.117"
  cell $sub $sub$dut.sv:13$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $sub$dut.sv:13$4_Y
  end
  attribute \src "dut.sv:13.80-13.125"
  process $proc$dut.sv:13$3
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $sub$dut.sv:13$4_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:14.3-14.137"
attribute \cells_not_processed 1
module \test_mul
  attribute \src "dut.sv:14.42-14.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:14.45-14.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:14.70-14.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:14.80-14.125"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:14.111-14.117"
  wire width 4 $mul$dut.sv:14$6_Y
  attribute \src "dut.sv:14.111-14.117"
  cell $mul $mul$dut.sv:14$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $mul$dut.sv:14$6_Y
  end
  attribute \src "dut.sv:14.80-14.125"
  process $proc$dut.sv:14$5
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $mul$dut.sv:14$6_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:15.3-15.137"
attribute \cells_not_processed 1
module \test_div
  attribute \src "dut.sv:15.42-15.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:15.45-15.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:15.70-15.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:15.80-15.125"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:15.111-15.117"
  wire width 4 $div$dut.sv:15$8_Y
  attribute \src "dut.sv:15.111-15.117"
  cell $div $div$dut.sv:15$8
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $div$dut.sv:15$8_Y
  end
  attribute \src "dut.sv:15.80-15.125"
  process $proc$dut.sv:15$7
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $div$dut.sv:15$8_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:16.3-16.137"
attribute \cells_not_processed 1
module \test_mod
  attribute \src "dut.sv:16.42-16.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:16.45-16.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:16.70-16.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:16.80-16.125"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:16.111-16.117"
  wire width 4 $mod$dut.sv:16$10_Y
  attribute \src "dut.sv:16.111-16.117"
  cell $mod $mod$dut.sv:16$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $mod$dut.sv:16$10_Y
  end
  attribute \src "dut.sv:16.80-16.125"
  process $proc$dut.sv:16$9
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $mod$dut.sv:16$10_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:17.3-17.141"
attribute \cells_not_processed 1
module \test_bit_and
  attribute \src "dut.sv:17.46-17.47"
  wire width 4 input 1 \a
  attribute \src "dut.sv:17.49-17.50"
  wire width 4 input 2 \b
  attribute \src "dut.sv:17.74-17.75"
  wire width 4 output 3 \c
  attribute \src "dut.sv:17.84-17.129"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:17.115-17.121"
  wire width 4 $and$dut.sv:17$12_Y
  attribute \src "dut.sv:17.115-17.121"
  cell $and $and$dut.sv:17$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $and$dut.sv:17$12_Y
  end
  attribute \src "dut.sv:17.84-17.129"
  process $proc$dut.sv:17$11
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $and$dut.sv:17$12_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:18.3-18.141"
attribute \cells_not_processed 1
module \test_bit_or
  attribute \src "dut.sv:18.46-18.47"
  wire width 4 input 1 \a
  attribute \src "dut.sv:18.49-18.50"
  wire width 4 input 2 \b
  attribute \src "dut.sv:18.74-18.75"
  wire width 4 output 3 \c
  attribute \src "dut.sv:18.84-18.129"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:18.115-18.121"
  wire width 4 $or$dut.sv:18$14_Y
  attribute \src "dut.sv:18.115-18.121"
  cell $or $or$dut.sv:18$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $or$dut.sv:18$14_Y
  end
  attribute \src "dut.sv:18.84-18.129"
  process $proc$dut.sv:18$13
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $or$dut.sv:18$14_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:19.3-19.141"
attribute \cells_not_processed 1
module \test_bit_xor
  attribute \src "dut.sv:19.46-19.47"
  wire width 4 input 1 \a
  attribute \src "dut.sv:19.49-19.50"
  wire width 4 input 2 \b
  attribute \src "dut.sv:19.74-19.75"
  wire width 4 output 3 \c
  attribute \src "dut.sv:19.84-19.129"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:19.115-19.121"
  wire width 4 $xor$dut.sv:19$16_Y
  attribute \src "dut.sv:19.115-19.121"
  cell $xor $xor$dut.sv:19$16
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $xor$dut.sv:19$16_Y
  end
  attribute \src "dut.sv:19.84-19.129"
  process $proc$dut.sv:19$15
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $xor$dut.sv:19$16_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:20.3-20.138"
attribute \cells_not_processed 1
module \test_shl
  attribute \src "dut.sv:20.42-20.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:20.45-20.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:20.70-20.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:20.80-20.126"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:20.111-20.118"
  wire width 4 $shl$dut.sv:20$18_Y
  attribute \src "dut.sv:20.111-20.118"
  cell $shl $shl$dut.sv:20$18
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $shl$dut.sv:20$18_Y
  end
  attribute \src "dut.sv:20.80-20.126"
  process $proc$dut.sv:20$17
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $shl$dut.sv:20$18_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:21.3-21.138"
attribute \cells_not_processed 1
module \test_shr
  attribute \src "dut.sv:21.42-21.43"
  wire width 4 input 1 \a
  attribute \src "dut.sv:21.45-21.46"
  wire width 4 input 2 \b
  attribute \src "dut.sv:21.70-21.71"
  wire width 4 output 3 \c
  attribute \src "dut.sv:21.80-21.126"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:21.111-21.118"
  wire width 4 $shr$dut.sv:21$20_Y
  attribute \src "dut.sv:21.111-21.118"
  cell $shr $shr$dut.sv:21$20
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $shr$dut.sv:21$20_Y
  end
  attribute \src "dut.sv:21.80-21.126"
  process $proc$dut.sv:21$19
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $shr$dut.sv:21$20_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:22.3-22.140"
attribute \cells_not_processed 1
module \test_sshl
  attribute \src "dut.sv:22.43-22.44"
  wire width 4 input 1 \a
  attribute \src "dut.sv:22.46-22.47"
  wire width 4 input 2 \b
  attribute \src "dut.sv:22.71-22.72"
  wire width 4 output 3 \c
  attribute \src "dut.sv:22.81-22.128"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:22.112-22.120"
  wire width 4 $sshl$dut.sv:22$22_Y
  attribute \src "dut.sv:22.112-22.120"
  cell $sshl $sshl$dut.sv:22$22
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $sshl$dut.sv:22$22_Y
  end
  attribute \src "dut.sv:22.81-22.128"
  process $proc$dut.sv:22$21
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $sshl$dut.sv:22$22_Y
    sync always
      update \c $0\c[3:0]
  end
end
attribute \src "dut.sv:23.3-23.140"
attribute \cells_not_processed 1
module \test_sshr
  attribute \src "dut.sv:23.43-23.44"
  wire width 4 input 1 \a
  attribute \src "dut.sv:23.46-23.47"
  wire width 4 input 2 \b
  attribute \src "dut.sv:23.71-23.72"
  wire width 4 output 3 \c
  attribute \src "dut.sv:23.81-23.128"
  wire width 4 $0\c[3:0]
  attribute \src "dut.sv:23.112-23.120"
  wire width 4 $sshr$dut.sv:23$24_Y
  attribute \src "dut.sv:23.112-23.120"
  cell $sshr $sshr$dut.sv:23$24
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $sshr$dut.sv:23$24_Y
  end
  attribute \src "dut.sv:23.81-23.128"
  process $proc$dut.sv:23$23
    assign { } { }
    assign { } { }
    assign $0\c[3:0] $sshr$dut.sv:23$24_Y
    sync always
      update \c $0\c[3:0]
  end
end
