Command: /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/./output/simvcssvlog +UVM_TESTNAME=directed_test -l ./logs/simulate__directed_test.log run
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1_Full64; Runtime version R-2020.12-SP1_Full64;  Aug  3 02:10 2023
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1, Linux x86_64/64bit, 03/02/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'test_top.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
UVM_INFO @ 0: reporter [RNTST] Running test directed_test...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/tests/ts.directed_test.sv(34) @ 0: uvm_test_top [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(63) @ 0: uvm_test_top [build_phase] Entered...
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(2311) @ 0: reporter [new] VCS-SV simulation.
TimeScale of svt_uvm_pkg is 1 ns / 1 ps 
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(2311) @ 0: reporter [new] VIP Vendor: Synopsys, VIP Suite: SVT, VIP Version: R-2020.12
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(2311) @ 0: reporter [new] DESIGNWARE_HOME@compile: /tools/synopsys/dw/.
TimeScale of svt_uvm_pkg is 1 ns / 1 ps 
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(5735) @ 0: reporter [new] VIP Vendor: Synopsys, VIP Suite: AMBA-AHB, VIP Version: R-2020.12
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(115) @ 0: uvm_test_top [build_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/tests/ts.directed_test.sv(50) @ 0: uvm_test_top [build_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_basic_env.sv(51) @ 0: uvm_test_top.env [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_basic_env.sv(79) @ 0: uvm_test_top.env [build_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_virtual_sequencer.sv(28) @ 0: uvm_test_top.env.sequencer [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_virtual_sequencer.sv(36) @ 0: uvm_test_top.env.sequencer [build_phase] Exiting...
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_system_env_svt/sverilog/src/vcs/svt_ahb_system_env.svp(714) @ 0: uvm_test_top.env.ahb_system_env [end_of_elaboration_phase] *************** AHB System Configuration ***************
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Name                                                                      Type                                 Size  Value                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------
cfg                                                                       cust_svt_ahb_system_configuration    -     @1036                                    
  bus_cfg                                                                 object                               -     <null>                                   
  system_id                                                               integral                             32    'd0                                      
  common_clock_mode                                                       integral                             1     'b1                                      
  common_reset_mode                                                       integral                             1     'b1                                      
  num_masters                                                             integral                             32    'd1                                      
  num_slaves                                                              integral                             32    'd1                                      
  participating_masters                                                   da(integral)                         0     -                                        
  participating_slaves                                                    da(integral)                         0     -                                        
  use_bus                                                                 integral                             1     'b0                                      
  ahb3                                                                    integral                             1     'b0                                      
  ahb5                                                                    integral                             1     'b0                                      
  count_busy_only_during_hready_high                                      integral                             1     'b0                                      
  ahb_lite                                                                integral                             1     'b1                                      
  ahb_lite_multilayer                                                     integral                             1     'b0                                      
  allow_slaves_with_overlapping_addr                                      integral                             1     'b0                                      
  disable_locked_transaction_support                                      integral                             1     'b0                                      
  little_endian                                                           integral                             1     'b1                                      
  default_master                                                          integral                             32    'd0                                      
  dummy_master                                                            integral                             32    'd0                                      
  default_slave                                                           integral                             32    -1                                       
  error_response_policy                                                   error_response_policy_enum           32    ABORT_ON_ERROR                           
  master_error_response_policy                                            array(error_response_policy_enum)    0     -                                        
  default_slave_resp_check                                                integral                             1     'b0                                      
  decoder_hsel_assert_check                                               integral                             1     'b0                                      
  max_num_rebuild_attempts_on_retry_resp                                  integral                             32    -1                                       
  system_monitor_enable                                                   integral                             1     'b0                                      
  system_coverage_enable                                                  integral                             1     'b1                                      
  system_ahb_all_masters_grant_enable                                     integral                             1     'b1                                      
  system_ahb_all_masters_busreq_enable                                    integral                             1     'b1                                      
  system_ahb_cross_all_masters_busreq_grant_enable                        integral                             1     'b1                                      
  system_ahb_all_slaves_selected_enable                                   integral                             1     'b1                                      
  system_ahb_slaves_selection_sequence_enable                             integral                             1     'b1                                      
  protocol_checks_coverage_enable                                         integral                             1     'b0                                      
  pass_check_cov                                                          integral                             1     'b1                                      
  display_summary_report                                                  integral                             1     'b0                                      
  display_perf_summary_report                                             integral                             1     'b0                                      
  master_cfg                                                              da(object)                           1     -                                        
    [0]                                                                   svt_ahb_master_configuration         -     @1192                                    
      slave_addr_ranges                                                   da(object)                           0     -                                        
      dest_addr_mappers                                                   da(object)                           0     -                                        
      source_addr_mappers                                                 da(object)                           0     -                                        
      ahb_interface_type                                                  ahb_interface_type_enum              32    AHB                                      
      perf_inactivity_algorithm_type                                      perf_inactivity_algorithm_type_enum  32    EXCLUDE_ALL                              
      port_id                                                             integral                             32    'd0                                      
      amba_system_port_id                                                 integral                             32    -1                                       
      initialize_output_signals_at_start                                  integral                             1     'b0                                      
      is_active                                                           integral                             1     'b1                                      
      silent_mode                                                         integral                             1     'b0                                      
      signal_valid_during_reset_checks_enable                             integral                             1     'b1                                      
      enable_xml_gen                                                      integral                             1     'b1                                      
      control_huser_enable                                                integral                             1     'b0                                      
      extended_mem_enable                                                 integral                             1     'b0                                      
      secure_enable                                                       integral                             1     'b0                                      
      enable_ebt_for_incr                                                 integral                             1     'b1                                      
      data_huser_enable                                                   integral                             1     'b0                                      
      end_incr_with_busy                                                  integral                             1     'b0                                      
      wait_state_timeout                                                  integral                             32    'h0                                      
      xact_timeout                                                        integral                             32    'h0                                      
      split_state_timeout                                                 integral                             32    'h0                                      
      data_idle_value                                                     idle_val_enum                        32    INACTIVE_X_VAL                           
      data_busy_value                                                     busy_val_enum                        32    INACTIVE_PREV_VALUE                      
      control_idle_value                                                  idle_val_enum                        32    INACTIVE_LOW_VAL                         
      addr_idle_value                                                     idle_val_enum                        32    INACTIVE_LOW_VAL                         
      invariant_mode                                                      invariant_mode_enum                  32    NO_INVARIANT                             
      log_base_2_data_width                                               integral                             32    'h0                                      
      addr_width                                                          integral                             32    'd32                                     
      data_width                                                          integral                             32    'd32                                     
      control_huser_width                                                 integral                             32    'd32                                     
      data_huser_width                                                    integral                             32    'd64                                     
      use_tlm_generic_payload                                             integral                             1     'b0                                      
      use_pv_socket                                                       integral                             1     'b0                                      
      enable_tracing                                                      integral                             1     'b0                                      
      enable_reporting                                                    integral                             1     'b0                                      
      protocol_checks_enable                                              integral                             1     'b1                                      
      protocol_checks_coverage_enable                                     integral                             1     'b0                                      
      pass_check_cov                                                      integral                             1     'b1                                      
      toggle_coverage_enable                                              integral                             1     'b0                                      
      state_coverage_enable                                               integral                             1     'b0                                      
      transaction_coverage_enable                                         integral                             1     'b1                                      
      trans_cross_ahb_hburst_hlock_hsize_enable                           integral                             1     'b1                                      
      trans_cross_ahb_burst_with_busy_enable                              integral                             1     'b1                                      
      trans_cross_ahb_hburst_num_wait_cycles_enable                       integral                             1     'b1                                      
      trans_cross_ahb_hburst_haddr_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_hresp_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot0_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot1_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot2_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot3_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot3_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot4_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot5_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot6_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hnonsec_enable                               integral                             1     'b1                                      
      trans_cross_ahb_hburst_haddr_hsize_enable                           integral                             1     'b1                                      
      trans_cross_ahb_hburst_hsize_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_enable                                       integral                             1     'b1                                      
      trans_cross_ahb_hburst_hlock_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_page_boundary_size_enable                           integral                             1     'b1                                      
      trans_cross_ahb_size_addr_align_enable                              integral                             1     'b1                                      
      trans_cross_ahb_burst_incr_number_of_beats_enable                   integral                             1     'b1                                      
      trans_cross_ahb_burst_wrapped_addr_boundary_enable                  integral                             1     'b1                                      
      trans_cross_ahb_num_busy_cycles_enable                              integral                             1     'b1                                      
      trans_cross_ahb_num_wait_cycles_enable                              integral                             1     'b1                                      
      trans_cross_ahb_htrans_xact_enable                                  integral                             1     'b1                                      
      trans_ahb_hmaster_enable                                            integral                             1     'b1                                      
      trans_ahb_hready_in_when_hsel_high_enable                           integral                             1     'b1                                      
      trans_ahb_full_hresp_first_beat_enable                              integral                             1     'b1                                      
      trans_ahb_full_hresp_first_beat_ahb_lite_enable                     integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_continue_on_error_ahb_full_enable  integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_continue_on_error_ahb_lite_enable  integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_abort_on_error_ahb_full_enable     integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_abort_on_error_ahb_lite_enable     integral                             1     'b1                                      
      trans_ahb_idle_to_nseq_hready_low_enable                            integral                             1     'b1                                      
      trans_ahb_htrans_cov_diff_xact_ahb_full_enable                      integral                             1     'b1                                      
      trans_ahb_hresp_all_beat_ahb_lite_enable                            integral                             1     'b1                                      
      trans_ahb_hresp_all_beat_ahb_full_enable                            integral                             1     'b1                                      
      trans_ahb_htrans_transition_write_xact_enable                       integral                             1     'b1                                      
      trans_ahb_htrans_transition_write_xact_hready_enable                integral                             1     'b1                                      
      trans_ahb_htrans_transition_read_xact_enable                        integral                             1     'b1                                      
      trans_ahb_htrans_transition_read_xact_hready_enable                 integral                             1     'b1                                      
      trans_ahb_hburst_transition_enable                                  integral                             1     'b1                                      
      perf_exclude_inactive_periods_for_throughput                        integral                             1     'b0                                      
      perf_recording_interval                                             real                                 64    0.000000                                 
      perf_max_write_xact_latency                                         real                                 64    -1.000000                                
      perf_min_write_xact_latency                                         real                                 64    -1.000000                                
      perf_avg_max_write_xact_latency                                     real                                 64    -1.000000                                
      perf_avg_min_write_xact_latency                                     real                                 64    -1.000000                                
      perf_max_read_xact_latency                                          real                                 64    -1.000000                                
      perf_min_read_xact_latency                                          real                                 64    -1.000000                                
      perf_avg_max_read_xact_latency                                      real                                 64    -1.000000                                
      perf_avg_min_read_xact_latency                                      real                                 64    -1.000000                                
      perf_max_read_throughput                                            real                                 64    -1.000000                                
      perf_min_read_throughput                                            real                                 64    -1.000000                                
      perf_max_write_throughput                                           real                                 64    -1.000000                                
      perf_min_write_throughput                                           real                                 64    -1.000000                                
      display_xact_phase_messages                                         integral                             1     'b0                                      
      sys_cfg                                                             cust_svt_ahb_system_configuration    -     @721                                     
      max_retries                                                         integral                             32    -1                                       
      drive_z_before_grant                                                integral                             1     'h0                                      
      assert_hbusreq_for_one_cycle_after_bus_ownership_granted            integral                             1     'h0                                      
      generate_hbstrb_and_hunalign                                        integral                             1     'h0                                      
      drive_addr_ctrl_signals_along_with_busreq_assertion                 integral                             1     'h0                                      
      nseq_in_second_cycle_error_response_for_single_burst                integral                             1     'h0                                      
      allow_both_continue_and_abort_on_error_resp_policy                  integral                             1     'h0                                      
      busy_ignore_waits                                                   integral                             1     'h0                                      
      rebuild_burst_type                                                  rebuild_burst_type_enum              32    REBUILD_BURST_TYPE_INCR                  
      uvm_reg_enable                                                      integral                             1     'h0                                      
      inst                                                                string                               41    uvm_test_top.env.ahb_system_env.master[0]
      no_dut                                                              integral                             1     'b0                                      
      no_dut_xact_limit                                                   integral                             32    'd100                                    
      enable_signal_callbacks                                             integral                             1     'b0                                      
  slave_cfg                                                               da(object)                           1     -                                        
    [0]                                                                   svt_ahb_slave_configuration          -     @1196                                    
      slave_addr_ranges                                                   da(object)                           1     -                                        
        [0]                                                               svt_ahb_slave_addr_range             -     @1200                                    
          start_addr                                                      integral                             32    'h0                                      
          end_addr                                                        integral                             32    'hffffffff                               
          slv_idx                                                         integral                             32    'd0                                      
          overlapped_addr_slave_ports                                     da(integral)                         0     -                                        
          hsel_ranges                                                     da(object)                           0     -                                        
      dest_addr_mappers                                                   da(object)                           0     -                                        
      source_addr_mappers                                                 da(object)                           0     -                                        
      ahb_interface_type                                                  ahb_interface_type_enum              32    AHB                                      
      perf_inactivity_algorithm_type                                      perf_inactivity_algorithm_type_enum  32    EXCLUDE_ALL                              
      port_id                                                             integral                             32    'd0                                      
      amba_system_port_id                                                 integral                             32    -1                                       
      initialize_output_signals_at_start                                  integral                             1     'b0                                      
      is_active                                                           integral                             1     'b1                                      
      silent_mode                                                         integral                             1     'b0                                      
      signal_valid_during_reset_checks_enable                             integral                             1     'b1                                      
      enable_xml_gen                                                      integral                             1     'b1                                      
      control_huser_enable                                                integral                             1     'b0                                      
      extended_mem_enable                                                 integral                             1     'b0                                      
      secure_enable                                                       integral                             1     'b0                                      
      enable_ebt_for_incr                                                 integral                             1     'b1                                      
      data_huser_enable                                                   integral                             1     'b0                                      
      end_incr_with_busy                                                  integral                             1     'b0                                      
      wait_state_timeout                                                  integral                             32    'h0                                      
      xact_timeout                                                        integral                             32    'h0                                      
      split_state_timeout                                                 integral                             32    'h0                                      
      data_idle_value                                                     idle_val_enum                        32    INACTIVE_X_VAL                           
      data_busy_value                                                     busy_val_enum                        32    INACTIVE_PREV_VALUE                      
      control_idle_value                                                  idle_val_enum                        32    INACTIVE_LOW_VAL                         
      addr_idle_value                                                     idle_val_enum                        32    INACTIVE_LOW_VAL                         
      invariant_mode                                                      invariant_mode_enum                  32    NO_INVARIANT                             
      log_base_2_data_width                                               integral                             32    'h0                                      
      addr_width                                                          integral                             32    'd32                                     
      data_width                                                          integral                             32    'd32                                     
      control_huser_width                                                 integral                             32    'd32                                     
      data_huser_width                                                    integral                             32    'd64                                     
      use_tlm_generic_payload                                             integral                             1     'b0                                      
      use_pv_socket                                                       integral                             1     'b0                                      
      enable_tracing                                                      integral                             1     'b0                                      
      enable_reporting                                                    integral                             1     'b0                                      
      protocol_checks_enable                                              integral                             1     'b1                                      
      protocol_checks_coverage_enable                                     integral                             1     'b0                                      
      pass_check_cov                                                      integral                             1     'b1                                      
      toggle_coverage_enable                                              integral                             1     'b0                                      
      state_coverage_enable                                               integral                             1     'b0                                      
      transaction_coverage_enable                                         integral                             1     'b1                                      
      trans_cross_ahb_hburst_hlock_hsize_enable                           integral                             1     'b1                                      
      trans_cross_ahb_burst_with_busy_enable                              integral                             1     'b1                                      
      trans_cross_ahb_hburst_num_wait_cycles_enable                       integral                             1     'b1                                      
      trans_cross_ahb_hburst_haddr_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_hresp_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot0_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot1_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot2_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot3_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot3_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot4_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot5_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot6_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hnonsec_enable                               integral                             1     'b1                                      
      trans_cross_ahb_hburst_haddr_hsize_enable                           integral                             1     'b1                                      
      trans_cross_ahb_hburst_hsize_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_enable                                       integral                             1     'b1                                      
      trans_cross_ahb_hburst_hlock_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_page_boundary_size_enable                           integral                             1     'b1                                      
      trans_cross_ahb_size_addr_align_enable                              integral                             1     'b1                                      
      trans_cross_ahb_burst_incr_number_of_beats_enable                   integral                             1     'b1                                      
      trans_cross_ahb_burst_wrapped_addr_boundary_enable                  integral                             1     'b1                                      
      trans_cross_ahb_num_busy_cycles_enable                              integral                             1     'b1                                      
      trans_cross_ahb_num_wait_cycles_enable                              integral                             1     'b1                                      
      trans_cross_ahb_htrans_xact_enable                                  integral                             1     'b1                                      
      trans_ahb_hmaster_enable                                            integral                             1     'b1                                      
      trans_ahb_hready_in_when_hsel_high_enable                           integral                             1     'b1                                      
      trans_ahb_full_hresp_first_beat_enable                              integral                             1     'b1                                      
      trans_ahb_full_hresp_first_beat_ahb_lite_enable                     integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_continue_on_error_ahb_full_enable  integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_continue_on_error_ahb_lite_enable  integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_abort_on_error_ahb_full_enable     integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_abort_on_error_ahb_lite_enable     integral                             1     'b1                                      
      trans_ahb_idle_to_nseq_hready_low_enable                            integral                             1     'b1                                      
      trans_ahb_htrans_cov_diff_xact_ahb_full_enable                      integral                             1     'b1                                      
      trans_ahb_hresp_all_beat_ahb_lite_enable                            integral                             1     'b1                                      
      trans_ahb_hresp_all_beat_ahb_full_enable                            integral                             1     'b1                                      
      trans_ahb_htrans_transition_write_xact_enable                       integral                             1     'b1                                      
      trans_ahb_htrans_transition_write_xact_hready_enable                integral                             1     'b1                                      
      trans_ahb_htrans_transition_read_xact_enable                        integral                             1     'b1                                      
      trans_ahb_htrans_transition_read_xact_hready_enable                 integral                             1     'b1                                      
      trans_ahb_hburst_transition_enable                                  integral                             1     'b1                                      
      perf_exclude_inactive_periods_for_throughput                        integral                             1     'b0                                      
      perf_recording_interval                                             real                                 64    0.000000                                 
      perf_max_write_xact_latency                                         real                                 64    -1.000000                                
      perf_min_write_xact_latency                                         real                                 64    -1.000000                                
      perf_avg_max_write_xact_latency                                     real                                 64    -1.000000                                
      perf_avg_min_write_xact_latency                                     real                                 64    -1.000000                                
      perf_max_read_xact_latency                                          real                                 64    -1.000000                                
      perf_min_read_xact_latency                                          real                                 64    -1.000000                                
      perf_avg_max_read_xact_latency                                      real                                 64    -1.000000                                
      perf_avg_min_read_xact_latency                                      real                                 64    -1.000000                                
      perf_max_read_throughput                                            real                                 64    -1.000000                                
      perf_min_read_throughput                                            real                                 64    -1.000000                                
      perf_max_write_throughput                                           real                                 64    -1.000000                                
      perf_min_write_throughput                                           real                                 64    -1.000000                                
      display_xact_phase_messages                                         integral                             1     'b0                                      
      sys_cfg                                                             cust_svt_ahb_system_configuration    -     @721                                     
      enable_mem                                                          integral                             1     'b1                                      
      split_enable                                                        integral                             1     'b0                                      
      memory_update_for_read_xact_enable                                  integral                             1     'b1                                      
      both_continue_and_abort_on_error_resp_policy_from_master            integral                             1     'b0                                      
      nseq_in_second_cycle_error_response_for_single_burst                integral                             1     'b0                                      
      rebuild_after_multilayer_interconnect_termination                   integral                             1     'b0                                      
      resp_idle_value                                                     idle_val_enum                        32    INACTIVE_Z_VAL                           
      inst                                                                string                               40    uvm_test_top.env.ahb_system_env.slave[0] 
      no_dut                                                              integral                             1     'b0                                      
      no_dut_xact_limit                                                   integral                             32    'd100                                    
      enable_signal_callbacks                                             integral                             1     'b0                                      
  slave_addr_ranges                                                       da(object)                           1     -                                        
    [0]                                                                   svt_ahb_slave_addr_range             -     @1204                                    
      start_addr                                                          integral                             32    'h0                                      
      end_addr                                                            integral                             32    'hffffffff                               
      slv_idx                                                             integral                             32    'd0                                      
      overlapped_addr_slave_ports                                         da(integral)                         0     -                                        
      hsel_ranges                                                         da(object)                           0     -                                        
  enable_complex_memory_map                                               integral                             1     'b0                                      
  multi_hsel_enable                                                       da(integral)                         0     -                                        
  multi_hsel_width                                                        da(integral)                         0     -                                        
  inst                                                                    string                               31    uvm_test_top.env.ahb_system_env          
  no_dut                                                                  integral                             1     'b0                                      
  no_dut_xact_limit                                                       integral                             32    'd100                                    
  enable_signal_callbacks                                                 integral                             1     'b0                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------

UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(120) @ 0: uvm_test_top [end_of_elaboration_phase] Entered...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------------------
Name                                         Type                                  Size  Value
----------------------------------------------------------------------------------------------
uvm_test_top                                 directed_test                         -     @713 
  env                                        ahb_basic_env                         -     @873 
    ahb_system_env                           svt_ahb_system_env                    -     @897 
      master[0]                              svt_ahb_master_agent                  -     @1417
        driver                               svt_ahb_master                        -     @1765
          rsp_port                           uvm_analysis_port                     -     @1782
          seq_item_port                      uvm_seq_item_pull_port                -     @1773
          cfg                                svt_ahb_master_configuration          -     @2071
        monitor                              svt_ahb_master_monitor                -     @1797
          item_observed_port                 uvm_analysis_port                     -     @1809
          item_observed_port_intercept       uvm_component                         -     @1818
            m_export                         uvm_analysis_imp                      -     @1835
            m_port                           uvm_analysis_port                     -     @1826
          tlm_generic_payload_observed_port  uvm_analysis_port                     -     @1845
          cfg                                svt_ahb_master_configuration          -     @2082
        sequencer                            svt_ahb_master_transaction_sequencer  -     @1616
          rsp_export                         uvm_analysis_export                   -     @1624
          seq_item_export                    uvm_seq_item_pull_imp                 -     @1730
          tlm_gp_seq_item_port               uvm_seq_item_pull_port                -     @1755
          vlog_cmd_put_export                uvm_blocking_put_imp                  -     @1746
          cfg                                svt_ahb_master_configuration          -     @2195
          arbitration_queue                  array                                 0     -    
          lock_queue                         array                                 0     -    
          num_last_reqs                      integral                              32    'd1  
          num_last_rsps                      integral                              32    'd1  
        cfg                                  svt_ahb_master_configuration          -     @1592
      sequencer                              svt_ahb_system_sequencer              -     @1450
        rsp_export                           uvm_analysis_export                   -     @1458
        seq_item_export                      uvm_seq_item_pull_imp                 -     @1564
        cfg                                  cust_svt_ahb_system_configuration     -     @1036
        arbitration_queue                    array                                 0     -    
        lock_queue                           array                                 0     -    
        num_last_reqs                        integral                              32    'd1  
        num_last_rsps                        integral                              32    'd1  
      slave[0]                               svt_ahb_slave_agent                   -     @1433
        driver                               svt_ahb_slave                         -     @2392
          rsp_port                           uvm_analysis_port                     -     @2409
          seq_item_port                      uvm_seq_item_pull_port                -     @2400
          cfg                                svt_ahb_slave_configuration           -     @2720
        monitor                              svt_ahb_slave_monitor                 -     @2424
          item_observed_port                 uvm_analysis_port                     -     @2432
          item_observed_port_intercept       uvm_component                         -     @2441
            m_export                         uvm_analysis_imp                      -     @2458
            m_port                           uvm_analysis_port                     -     @2449
          response_request_imp               uvm_blocking_peek_imp                 -     @2468
          cfg                                svt_ahb_slave_configuration           -     @2739
        sequencer                            svt_ahb_slave_sequencer               -     @2243
          response_request_port              uvm_blocking_peek_port                -     @2373
          rsp_export                         uvm_analysis_export                   -     @2251
          seq_item_export                    uvm_seq_item_pull_imp                 -     @2357
          vlog_cmd_put_export                uvm_blocking_put_imp                  -     @2383
          cfg                                svt_ahb_slave_configuration           -     @2956
          arbitration_queue                  array                                 0     -    
          lock_queue                         array                                 0     -    
          num_last_reqs                      integral                              32    'd1  
          num_last_rsps                      integral                              32    'd1  
        cfg                                  svt_ahb_slave_configuration           -     @2211
      cfg                                    cust_svt_ahb_system_configuration     -     @1036
    sequencer                                ahb_virtual_sequencer                 -     @910 
      rsp_export                             uvm_analysis_export                   -     @918 
      seq_item_export                        uvm_seq_item_pull_imp                 -     @1024
      arbitration_queue                      array                                 0     -    
      lock_queue                             array                                 0     -    
      num_last_reqs                          integral                              32    'd1  
      num_last_rsps                          integral                              32    'd1  
----------------------------------------------------------------------------------------------

UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(122) @ 0: uvm_test_top [end_of_elaboration_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_slave_mem_response_sequence.sv(35) @ 0: uvm_test_top.env.ahb_system_env.slave[0].sequencer@@ahb_slave_mem_response_sequence [body] Entered ...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_simple_reset_sequence.sv(64) @ 0: uvm_test_top.env.sequencer@@ahb_simple_reset_sequence [body] Entered...
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_agent.svp(395) @ 1000: uvm_test_top.env.ahb_system_env.master[0] [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: AMBA-AHB, VIP License: VIP-AMBA-AHB-SVT
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_env.svp(710) @ 1000: uvm_test_top.env.ahb_system_env [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: AMBA-AHB, VIP License: VIP-AMBA-AHB-SVT
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_simple_reset_sequence.sv(76) @ 975000: uvm_test_top.env.sequencer@@ahb_simple_reset_sequence [body] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(39) @ 975000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] Entered ...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(44) @ 975000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] sequence_length is 50 as a result of config DB.
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 975000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d0) LOCK('b1) XACT_TYPE(WRITE) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 1075000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 1275000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d0) LOCK('b0) XACT_TYPE(WRITE) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 1275000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d0) LOCK('b1) XACT_TYPE(WRITE) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 1275000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 1275000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d1) LOCK('b1) XACT_TYPE(READ) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 1325000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 1525000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d1) LOCK('b0) XACT_TYPE(READ) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 1525000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d1) LOCK('b1) XACT_TYPE(READ) ADDR('h0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 1525000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 1525000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d2) LOCK('b1) XACT_TYPE(WRITE) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 1575000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 1775000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d2) LOCK('b0) XACT_TYPE(WRITE) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 1775000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d2) LOCK('b1) XACT_TYPE(WRITE) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 1775000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 1775000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d3) LOCK('b0) XACT_TYPE(READ) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 1825000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 2025000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d3) LOCK('b0) XACT_TYPE(READ) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 2025000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d3) LOCK('b0) XACT_TYPE(READ) ADDR('h10) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 2025000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 2025000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d4) LOCK('b1) XACT_TYPE(WRITE) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 2075000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 2275000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d4) LOCK('b0) XACT_TYPE(WRITE) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 2275000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d4) LOCK('b1) XACT_TYPE(WRITE) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 2275000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 2275000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d5) LOCK('b0) XACT_TYPE(READ) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 2325000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 2525000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d5) LOCK('b0) XACT_TYPE(READ) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 2525000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d5) LOCK('b0) XACT_TYPE(READ) ADDR('h20) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 2525000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 2525000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d6) LOCK('b0) XACT_TYPE(WRITE) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 2575000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 2775000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d6) LOCK('b0) XACT_TYPE(WRITE) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 2775000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d6) LOCK('b0) XACT_TYPE(WRITE) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 2775000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 2775000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d7) LOCK('b0) XACT_TYPE(READ) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 2825000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 3025000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d7) LOCK('b0) XACT_TYPE(READ) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 3025000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d7) LOCK('b0) XACT_TYPE(READ) ADDR('h30) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 3025000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 3025000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d8) LOCK('b1) XACT_TYPE(WRITE) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 3075000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 3275000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d8) LOCK('b0) XACT_TYPE(WRITE) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 3275000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d8) LOCK('b1) XACT_TYPE(WRITE) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 3275000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 3275000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d9) LOCK('b0) XACT_TYPE(READ) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 3325000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 3525000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d9) LOCK('b0) XACT_TYPE(READ) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 3525000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d9) LOCK('b0) XACT_TYPE(READ) ADDR('h40) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 3525000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 3525000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d10) LOCK('b1) XACT_TYPE(WRITE) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 3575000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 3775000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d10) LOCK('b0) XACT_TYPE(WRITE) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 3775000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d10) LOCK('b1) XACT_TYPE(WRITE) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 3775000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 3775000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d11) LOCK('b1) XACT_TYPE(READ) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 3825000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 4025000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d11) LOCK('b0) XACT_TYPE(READ) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 4025000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d11) LOCK('b1) XACT_TYPE(READ) ADDR('h50) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 4025000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 4025000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d12) LOCK('b0) XACT_TYPE(WRITE) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 4075000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 4275000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d12) LOCK('b0) XACT_TYPE(WRITE) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 4275000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d12) LOCK('b0) XACT_TYPE(WRITE) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 4275000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 4275000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d13) LOCK('b0) XACT_TYPE(READ) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 4325000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 4525000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d13) LOCK('b0) XACT_TYPE(READ) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 4525000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d13) LOCK('b0) XACT_TYPE(READ) ADDR('h60) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 4525000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 4525000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d14) LOCK('b1) XACT_TYPE(WRITE) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 4575000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 4775000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d14) LOCK('b0) XACT_TYPE(WRITE) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 4775000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d14) LOCK('b1) XACT_TYPE(WRITE) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 4775000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 4775000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d15) LOCK('b0) XACT_TYPE(READ) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 4825000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 5075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d15) LOCK('b0) XACT_TYPE(READ) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 5075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d15) LOCK('b0) XACT_TYPE(READ) ADDR('h70) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 5075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 5075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d16) LOCK('b0) XACT_TYPE(WRITE) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 5125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 5325000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d16) LOCK('b0) XACT_TYPE(WRITE) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 5325000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d16) LOCK('b0) XACT_TYPE(WRITE) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 5325000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 5325000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d17) LOCK('b0) XACT_TYPE(READ) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 5375000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 5575000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d17) LOCK('b0) XACT_TYPE(READ) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 5575000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d17) LOCK('b0) XACT_TYPE(READ) ADDR('h80) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 5575000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 5575000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d18) LOCK('b0) XACT_TYPE(WRITE) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 5625000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 5825000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d18) LOCK('b0) XACT_TYPE(WRITE) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 5825000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d18) LOCK('b0) XACT_TYPE(WRITE) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 5825000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 5825000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d19) LOCK('b0) XACT_TYPE(READ) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 5875000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 6075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d19) LOCK('b0) XACT_TYPE(READ) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 6075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d19) LOCK('b0) XACT_TYPE(READ) ADDR('h90) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 6075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 6075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d20) LOCK('b1) XACT_TYPE(WRITE) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 6125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 6325000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d20) LOCK('b0) XACT_TYPE(WRITE) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 6325000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d20) LOCK('b1) XACT_TYPE(WRITE) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 6325000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 6325000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d21) LOCK('b1) XACT_TYPE(READ) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 6375000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 6575000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d21) LOCK('b0) XACT_TYPE(READ) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 6575000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d21) LOCK('b1) XACT_TYPE(READ) ADDR('ha0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 6575000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 6575000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d22) LOCK('b0) XACT_TYPE(WRITE) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 6625000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 6825000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d22) LOCK('b0) XACT_TYPE(WRITE) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 6825000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d22) LOCK('b0) XACT_TYPE(WRITE) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 6825000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 6825000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d23) LOCK('b0) XACT_TYPE(READ) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 6875000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 7075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d23) LOCK('b0) XACT_TYPE(READ) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 7075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d23) LOCK('b0) XACT_TYPE(READ) ADDR('hb0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 7075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 7075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d24) LOCK('b1) XACT_TYPE(WRITE) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 7125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 7325000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d24) LOCK('b0) XACT_TYPE(WRITE) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 7325000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d24) LOCK('b1) XACT_TYPE(WRITE) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 7325000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 7325000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d25) LOCK('b0) XACT_TYPE(READ) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 7375000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 7575000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d25) LOCK('b0) XACT_TYPE(READ) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 7575000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d25) LOCK('b0) XACT_TYPE(READ) ADDR('hc0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 7575000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 7575000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d26) LOCK('b0) XACT_TYPE(WRITE) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 7625000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 7825000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d26) LOCK('b0) XACT_TYPE(WRITE) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 7825000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d26) LOCK('b0) XACT_TYPE(WRITE) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 7825000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 7825000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d27) LOCK('b1) XACT_TYPE(READ) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 7875000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 8075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d27) LOCK('b0) XACT_TYPE(READ) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 8075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d27) LOCK('b1) XACT_TYPE(READ) ADDR('hd0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 8075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 8075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d28) LOCK('b0) XACT_TYPE(WRITE) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 8125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 8325000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d28) LOCK('b0) XACT_TYPE(WRITE) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 8325000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d28) LOCK('b0) XACT_TYPE(WRITE) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 8325000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 8325000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d29) LOCK('b1) XACT_TYPE(READ) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 8375000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 8575000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d29) LOCK('b0) XACT_TYPE(READ) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 8575000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d29) LOCK('b1) XACT_TYPE(READ) ADDR('he0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 8575000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 8575000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d30) LOCK('b1) XACT_TYPE(WRITE) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 8625000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 8825000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d30) LOCK('b0) XACT_TYPE(WRITE) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 8825000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d30) LOCK('b1) XACT_TYPE(WRITE) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 8825000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 8825000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d31) LOCK('b0) XACT_TYPE(READ) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 8875000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 9075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d31) LOCK('b0) XACT_TYPE(READ) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 9075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d31) LOCK('b0) XACT_TYPE(READ) ADDR('hf0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 9075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 9075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d32) LOCK('b1) XACT_TYPE(WRITE) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 9125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 9325000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d32) LOCK('b0) XACT_TYPE(WRITE) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 9325000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d32) LOCK('b1) XACT_TYPE(WRITE) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 9325000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 9325000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d33) LOCK('b0) XACT_TYPE(READ) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 9375000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 9575000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d33) LOCK('b0) XACT_TYPE(READ) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 9575000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d33) LOCK('b0) XACT_TYPE(READ) ADDR('h100) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 9575000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 9575000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d34) LOCK('b1) XACT_TYPE(WRITE) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 9625000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 9825000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d34) LOCK('b0) XACT_TYPE(WRITE) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 9825000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d34) LOCK('b1) XACT_TYPE(WRITE) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 9825000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 9825000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d35) LOCK('b1) XACT_TYPE(READ) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 9875000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 10075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d35) LOCK('b0) XACT_TYPE(READ) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 10075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d35) LOCK('b1) XACT_TYPE(READ) ADDR('h110) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 10075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 10075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d36) LOCK('b1) XACT_TYPE(WRITE) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 10125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 10325000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d36) LOCK('b0) XACT_TYPE(WRITE) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 10325000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d36) LOCK('b1) XACT_TYPE(WRITE) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 10325000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 10325000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d37) LOCK('b1) XACT_TYPE(READ) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 10375000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 10575000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d37) LOCK('b0) XACT_TYPE(READ) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 10575000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d37) LOCK('b1) XACT_TYPE(READ) ADDR('h120) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 10575000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 10575000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d38) LOCK('b1) XACT_TYPE(WRITE) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 10625000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 10825000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d38) LOCK('b0) XACT_TYPE(WRITE) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 10825000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d38) LOCK('b1) XACT_TYPE(WRITE) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 10825000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 10825000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d39) LOCK('b1) XACT_TYPE(READ) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 10875000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 11075000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d39) LOCK('b0) XACT_TYPE(READ) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 11075000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d39) LOCK('b1) XACT_TYPE(READ) ADDR('h130) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 11075000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 11075000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d40) LOCK('b1) XACT_TYPE(WRITE) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 11125000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 12025000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d40) LOCK('b0) XACT_TYPE(WRITE) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 12025000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d40) LOCK('b1) XACT_TYPE(WRITE) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 12025000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 12025000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d41) LOCK('b1) XACT_TYPE(READ) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 12075000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 12275000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d41) LOCK('b0) XACT_TYPE(READ) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 12275000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d41) LOCK('b1) XACT_TYPE(READ) ADDR('h140) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 12275000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 12275000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d42) LOCK('b0) XACT_TYPE(WRITE) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 12325000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 12525000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d42) LOCK('b0) XACT_TYPE(WRITE) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 12525000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d42) LOCK('b0) XACT_TYPE(WRITE) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 12525000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 12525000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d43) LOCK('b0) XACT_TYPE(READ) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 12575000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 12775000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d43) LOCK('b0) XACT_TYPE(READ) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 12775000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d43) LOCK('b0) XACT_TYPE(READ) ADDR('h150) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 12775000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 12775000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d44) LOCK('b1) XACT_TYPE(WRITE) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 12825000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 13025000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d44) LOCK('b0) XACT_TYPE(WRITE) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 13025000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d44) LOCK('b1) XACT_TYPE(WRITE) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 13025000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 13025000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d45) LOCK('b1) XACT_TYPE(READ) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 13075000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 13275000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d45) LOCK('b0) XACT_TYPE(READ) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 13275000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d45) LOCK('b1) XACT_TYPE(READ) ADDR('h160) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 13275000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 13275000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d46) LOCK('b1) XACT_TYPE(WRITE) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 13325000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 13525000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d46) LOCK('b0) XACT_TYPE(WRITE) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 13525000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d46) LOCK('b1) XACT_TYPE(WRITE) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 13525000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 13525000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d47) LOCK('b1) XACT_TYPE(READ) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 13575000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 13775000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d47) LOCK('b0) XACT_TYPE(READ) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 13775000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d47) LOCK('b1) XACT_TYPE(READ) ADDR('h170) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 13775000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 13775000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d48) LOCK('b0) XACT_TYPE(WRITE) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 13825000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 14675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d48) LOCK('b0) XACT_TYPE(WRITE) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 14675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d48) LOCK('b0) XACT_TYPE(WRITE) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 14675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 14675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d49) LOCK('b0) XACT_TYPE(READ) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 14725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 14925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d49) LOCK('b0) XACT_TYPE(READ) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 14925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d49) LOCK('b0) XACT_TYPE(READ) ADDR('h180) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 14925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 14925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d50) LOCK('b1) XACT_TYPE(WRITE) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 14975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 15175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d50) LOCK('b0) XACT_TYPE(WRITE) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 15175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d50) LOCK('b1) XACT_TYPE(WRITE) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 15175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 15175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d51) LOCK('b0) XACT_TYPE(READ) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 15225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 15425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d51) LOCK('b0) XACT_TYPE(READ) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 15425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d51) LOCK('b0) XACT_TYPE(READ) ADDR('h190) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 15425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 15425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d52) LOCK('b1) XACT_TYPE(WRITE) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 15475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 15675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d52) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 15675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d52) LOCK('b1) XACT_TYPE(WRITE) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 15675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 15675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d53) LOCK('b1) XACT_TYPE(READ) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 15725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 15925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d53) LOCK('b0) XACT_TYPE(READ) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 15925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d53) LOCK('b1) XACT_TYPE(READ) ADDR('h1a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 15925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 15925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d54) LOCK('b1) XACT_TYPE(WRITE) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 15975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 16175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d54) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 16175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d54) LOCK('b1) XACT_TYPE(WRITE) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 16175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 16175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d55) LOCK('b0) XACT_TYPE(READ) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 16225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 16425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d55) LOCK('b0) XACT_TYPE(READ) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 16425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d55) LOCK('b0) XACT_TYPE(READ) ADDR('h1b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 16425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 16425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d56) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 16475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 16675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d56) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 16675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d56) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 16675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 16675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d57) LOCK('b0) XACT_TYPE(READ) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 16725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 16925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d57) LOCK('b0) XACT_TYPE(READ) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 16925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d57) LOCK('b0) XACT_TYPE(READ) ADDR('h1c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 16925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 16925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d58) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 16975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 17175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d58) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 17175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d58) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 17175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 17175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d59) LOCK('b1) XACT_TYPE(READ) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 17225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 17425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d59) LOCK('b0) XACT_TYPE(READ) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 17425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d59) LOCK('b1) XACT_TYPE(READ) ADDR('h1d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 17425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 17425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d60) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 17475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 17675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d60) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 17675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d60) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 17675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 17675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d61) LOCK('b0) XACT_TYPE(READ) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 17725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 17925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d61) LOCK('b0) XACT_TYPE(READ) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 17925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d61) LOCK('b0) XACT_TYPE(READ) ADDR('h1e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 17925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 17925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d62) LOCK('b1) XACT_TYPE(WRITE) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 17975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 18175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d62) LOCK('b0) XACT_TYPE(WRITE) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 18175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d62) LOCK('b1) XACT_TYPE(WRITE) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 18175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 18175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d63) LOCK('b0) XACT_TYPE(READ) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 18225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 18425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d63) LOCK('b0) XACT_TYPE(READ) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 18425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d63) LOCK('b0) XACT_TYPE(READ) ADDR('h1f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 18425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 18425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d64) LOCK('b1) XACT_TYPE(WRITE) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 18475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 18675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d64) LOCK('b0) XACT_TYPE(WRITE) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 18675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d64) LOCK('b1) XACT_TYPE(WRITE) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 18675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 18675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d65) LOCK('b1) XACT_TYPE(READ) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 18725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 18975000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d65) LOCK('b0) XACT_TYPE(READ) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 18975000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d65) LOCK('b1) XACT_TYPE(READ) ADDR('h200) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 18975000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 18975000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d66) LOCK('b0) XACT_TYPE(WRITE) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 19025000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 19225000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d66) LOCK('b0) XACT_TYPE(WRITE) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 19225000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d66) LOCK('b0) XACT_TYPE(WRITE) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 19225000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 19225000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d67) LOCK('b0) XACT_TYPE(READ) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 19275000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 19475000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d67) LOCK('b0) XACT_TYPE(READ) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 19475000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d67) LOCK('b0) XACT_TYPE(READ) ADDR('h210) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 19475000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 19475000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d68) LOCK('b0) XACT_TYPE(WRITE) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 19525000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 19725000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d68) LOCK('b0) XACT_TYPE(WRITE) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 19725000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d68) LOCK('b0) XACT_TYPE(WRITE) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 19725000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 19725000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d69) LOCK('b0) XACT_TYPE(READ) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 19775000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 19975000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d69) LOCK('b0) XACT_TYPE(READ) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 19975000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d69) LOCK('b0) XACT_TYPE(READ) ADDR('h220) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 19975000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 19975000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d70) LOCK('b1) XACT_TYPE(WRITE) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 20025000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 20225000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d70) LOCK('b0) XACT_TYPE(WRITE) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 20225000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d70) LOCK('b1) XACT_TYPE(WRITE) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 20225000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 20225000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d71) LOCK('b0) XACT_TYPE(READ) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 20275000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 20475000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d71) LOCK('b0) XACT_TYPE(READ) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 20475000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d71) LOCK('b0) XACT_TYPE(READ) ADDR('h230) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 20475000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 20475000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d72) LOCK('b1) XACT_TYPE(WRITE) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 20525000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 20725000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d72) LOCK('b0) XACT_TYPE(WRITE) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 20725000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d72) LOCK('b1) XACT_TYPE(WRITE) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 20725000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 20725000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d73) LOCK('b0) XACT_TYPE(READ) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 20775000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 21675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d73) LOCK('b0) XACT_TYPE(READ) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 21675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d73) LOCK('b0) XACT_TYPE(READ) ADDR('h240) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 21675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 21675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d74) LOCK('b0) XACT_TYPE(WRITE) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 21725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 21925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d74) LOCK('b0) XACT_TYPE(WRITE) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 21925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d74) LOCK('b0) XACT_TYPE(WRITE) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 21925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 21925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d75) LOCK('b0) XACT_TYPE(READ) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 21975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 22175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d75) LOCK('b0) XACT_TYPE(READ) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 22175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d75) LOCK('b0) XACT_TYPE(READ) ADDR('h250) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 22175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 22175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d76) LOCK('b0) XACT_TYPE(WRITE) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 22225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 22425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d76) LOCK('b0) XACT_TYPE(WRITE) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 22425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d76) LOCK('b0) XACT_TYPE(WRITE) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 22425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 22425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d77) LOCK('b1) XACT_TYPE(READ) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 22475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 22675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d77) LOCK('b0) XACT_TYPE(READ) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 22675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d77) LOCK('b1) XACT_TYPE(READ) ADDR('h260) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 22675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 22675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d78) LOCK('b0) XACT_TYPE(WRITE) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 22725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 22925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d78) LOCK('b0) XACT_TYPE(WRITE) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 22925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d78) LOCK('b0) XACT_TYPE(WRITE) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 22925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 22925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d79) LOCK('b1) XACT_TYPE(READ) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 22975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 23175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d79) LOCK('b0) XACT_TYPE(READ) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 23175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d79) LOCK('b1) XACT_TYPE(READ) ADDR('h270) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 23175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 23175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d80) LOCK('b0) XACT_TYPE(WRITE) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 23225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 23425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d80) LOCK('b0) XACT_TYPE(WRITE) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 23425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d80) LOCK('b0) XACT_TYPE(WRITE) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 23425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 23425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d81) LOCK('b1) XACT_TYPE(READ) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 23475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 23675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d81) LOCK('b0) XACT_TYPE(READ) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 23675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d81) LOCK('b1) XACT_TYPE(READ) ADDR('h280) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 23675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 23675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d82) LOCK('b0) XACT_TYPE(WRITE) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 23725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 23925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d82) LOCK('b0) XACT_TYPE(WRITE) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 23925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d82) LOCK('b0) XACT_TYPE(WRITE) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 23925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 23925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d83) LOCK('b1) XACT_TYPE(READ) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 23975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 24175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d83) LOCK('b0) XACT_TYPE(READ) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 24175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d83) LOCK('b1) XACT_TYPE(READ) ADDR('h290) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 24175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 24175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d84) LOCK('b1) XACT_TYPE(WRITE) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 24225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 24425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d84) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 24425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d84) LOCK('b1) XACT_TYPE(WRITE) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 24425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 24425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d85) LOCK('b1) XACT_TYPE(READ) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 24475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 24675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d85) LOCK('b0) XACT_TYPE(READ) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 24675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d85) LOCK('b1) XACT_TYPE(READ) ADDR('h2a0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 24675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 24675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d86) LOCK('b1) XACT_TYPE(WRITE) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 24725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 24925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d86) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 24925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d86) LOCK('b1) XACT_TYPE(WRITE) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 24925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 24925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d87) LOCK('b1) XACT_TYPE(READ) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 24975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 25175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d87) LOCK('b0) XACT_TYPE(READ) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 25175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d87) LOCK('b1) XACT_TYPE(READ) ADDR('h2b0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 25175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 25175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d88) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 25225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 25425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d88) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 25425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d88) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 25425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 25425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d89) LOCK('b1) XACT_TYPE(READ) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 25475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 25675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d89) LOCK('b0) XACT_TYPE(READ) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 25675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d89) LOCK('b1) XACT_TYPE(READ) ADDR('h2c0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 25675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 25675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d90) LOCK('b1) XACT_TYPE(WRITE) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 25725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 25925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d90) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 25925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d90) LOCK('b1) XACT_TYPE(WRITE) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 25925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 25925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d91) LOCK('b1) XACT_TYPE(READ) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 25975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 26175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d91) LOCK('b0) XACT_TYPE(READ) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 26175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d91) LOCK('b1) XACT_TYPE(READ) ADDR('h2d0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 26175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 26175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d92) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 26225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 26425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d92) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 26425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d92) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 26425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 26425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d93) LOCK('b1) XACT_TYPE(READ) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 26475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 26675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d93) LOCK('b0) XACT_TYPE(READ) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 26675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d93) LOCK('b1) XACT_TYPE(READ) ADDR('h2e0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 26675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 26675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d94) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 26725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 26925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d94) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 26925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d94) LOCK('b0) XACT_TYPE(WRITE) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 26925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 26925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d95) LOCK('b1) XACT_TYPE(READ) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 26975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 27175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d95) LOCK('b0) XACT_TYPE(READ) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 27175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d95) LOCK('b1) XACT_TYPE(READ) ADDR('h2f0) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 27175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 27175000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d96) LOCK('b0) XACT_TYPE(WRITE) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 27225000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 27425000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d96) LOCK('b0) XACT_TYPE(WRITE) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 27425000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d96) LOCK('b0) XACT_TYPE(WRITE) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 27425000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 27425000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d97) LOCK('b0) XACT_TYPE(READ) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 27475000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 27675000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d97) LOCK('b0) XACT_TYPE(READ) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 27675000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d97) LOCK('b0) XACT_TYPE(READ) ADDR('h300) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 27675000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 27675000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d98) LOCK('b1) XACT_TYPE(WRITE) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 27725000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(WRITE) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 27925000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d98) LOCK('b0) XACT_TYPE(WRITE) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 27925000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d98) LOCK('b1) XACT_TYPE(WRITE) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(85) @ 27925000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB WRITE transaction completed
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_master_svt/sverilog/src/vcs/svt_ahb_master_active_common.svp(272) @ 27925000: uvm_test_top.env.ahb_system_env.master[0] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d99) LOCK('b1) XACT_TYPE(READ) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/ahb_slave_svt/sverilog/src/vcs/svt_ahb_slave_active_common.svp(168) @ 27975000: uvm_test_top.env.ahb_system_env.slave[0] [drive_xact] Transaction started for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d-1) LOCK('b0) XACT_TYPE(READ) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   }  with 'd0 wait states
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
ycli : reach here 1
ycli : reach here 2
ycli : reach here 3
ycli : reach here 4
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_slave_common.svp(699) @ 28175000: uvm_test_top.env.ahb_system_env.slave[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d99) LOCK('b0) XACT_TYPE(READ) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   } 
ycli : reach here 5
ycli : reach here 6
ycli : reach here 7
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/sverilog/src/vcs/svt_ahb_master_common.svp(1332) @ 28175000: uvm_test_top.env.ahb_system_env.master[0] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d99) LOCK('b1) XACT_TYPE(READ) ADDR('h310) BURST_TYPE(INCR4) BURST_LENGTH('d4) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d3)   }  
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(112) @ 28175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] AHB READ transaction completed
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_master_directed_sequence.sv(115) @ 28175000: uvm_test_top.env.ahb_system_env.master[0].sequencer@@ahb_master_directed_sequence [body] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(132) @ 28175000: uvm_test_top [final_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(143) @ 28175000: uvm_test_top [final_phase] 
SvtTestEpilog: Passed

UVM_INFO /tools/proj/verification_platform/2_common/ahb_agt_snps/design_dir/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/env/ahb_base_test.sv(145) @ 28175000: uvm_test_top [final_phase] Exiting...

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  528
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVMTOP]     1
[body]   106
[build_phase]     8
[complete_transaction]   200
[display_checked_out_features]     2
[drive_xact]   100
[end_of_elaboration_phase]     3
[final_phase]     3
[new]     4
[start_transaction]   100
$finish called from file "/tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src/base/uvm_root.svh", line 437.
$finish at simulation time             28175000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 28175000 ps
CPU Time:      1.680 seconds;       Data structure size:   1.8Mb
Thu Aug  3 02:10:15 2023
