(pcb D:\Dev\SO6502\KiCad_V1\SO6502.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type power)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type power)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  150622 -125222  50800 -125222  50800 -25400  150622 -25400
            150622 -125222)
    )
    (plane GND (polygon In1.Cu 0  150876 -125476  50546 -125476  50546 -25146  150876 -25146
            150876 -125476))
    (plane Vcc (polygon In2.Cu 0  150749 -125349  50673 -125349  50673 -25273  150749 -25273
            150749 -125349))
    (via "Via[0-3]_1000:500_um")
    (rule
      (width 127)
      (clearance 127.1)
      (clearance 127.1 (type default_smd))
      (clearance 31.75 (type smd_smd))
    )
  )
  (placement
    (component "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset9.90mm_Housed_MountingHolesOffset11.32mm"
      (place J3 133731 -38227 front 180 (PN DB9_Male))
      (place J2 98806 -38227 front 180 (PN DB9_Male))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C16 125222 -57023 front 180 (PN 0.1uF))
    )
    (component "Oscillator:Oscillator_DIP-8"
      (place X2 110617 -68072 front 90 (PN CXO_DIP8))
      (place X1 66675 -65278 front 90 (PN CXO_DIP8))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U3 112649 -53467 front 90 (PN MAX238))
      (place U2 78994 -53340 front 90 (PN ATF22V10))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U5 124206 -69723 front 90 (PN SC28L92))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U8 54991 -115189 front 90 (PN W65C22))
    )
    (component "Package_DIP:DIP-28_W7.62mm_Socket"
      (place U7 133096 -83947 front 0 (PN 71256SA))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U9 110871 -85725 front 0 (PN 28C256))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U4 78867 -68326 front 90 (PN 74HC00))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (place U1 69088 -38608 front 0 (PN DS1813))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (place U6 54991 -92964 front 90 (PN W65C02))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 63246 -45085 front 270 (PN SW_Push))
    )
    (component Resistor_THT:R_Array_SIP8
      (place RN1 77343 -73152 front 0 (PN R_Network07_US))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x08_P2.54mm_Vertical
      (place J5 147447 -79121 front 0 (PN Conn_01x08_Female))
      (place J4 147447 -56134 front 0 (PN Conn_01x08_Female))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x12_P2.54mm_Vertical
      (place J7 94234 -121666 front 90 (PN Conn_01x12_Female))
      (place J6 60452 -121666 front 90 (PN Conn_01x12_Female))
    )
    (component "SO6502:CUI_PJ-002A"
      (place J1 60960 -39370 front 90 (PN "PJ-002A"))
    )
    (component MountingHole:MountingHole_2.1mm
      (place H4 148082 -122682 front 0 (PN MountingHole))
      (place H3 53340 -122682 front 0 (PN MountingHole))
      (place H2 148082 -27940 front 0 (PN MountingHole))
      (place H1 53340 -27940 front 0 (PN MountingHole))
    )
    (component LED_THT:LED_D5.0mm
      (place D1 71628 -47752 front 90 (PN LED))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (place C12 134747 -42545 front 180 (PN 1uF))
      (place C13 138049 -42545 front 0 (PN 1uF))
      (place C15 137795 -56769 front 0 (PN 1uF))
      (place C14 143891 -53213 front 90 (PN 1uF))
      (place C4 133223 -56769 front 180 (PN 0.1uF))
      (place C10 125984 -82550 front 180 (PN 0.1uF))
      (place C7 116586 -69977 front 90 (PN 0.1uF))
      (place C6 102870 -72517 front 0 (PN 0.1uF))
      (place C3 78867 -57531 front 0 (PN 0.1uF))
      (place C2 78994 -42545 front 0 (PN 0.1uF))
      (place C5 59309 -69723 front 0 (PN 0.1uF))
      (place C11 106426 -115189 front 90 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::2
      (place C8 143891 -83947 front 270 (PN 0.1uF))
      (place C9 72771 -96266 front 180 (PN 0.1uF))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C1 71628 -29210 front 270 (PN 100uF))
    )
  )
  (library
    (image "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset9.90mm_Housed_MountingHolesOffset11.32mm"
      (outline (path signal 50  21500 2350  -10400 2350))
      (outline (path signal 50  21500 -19650  21500 2350))
      (outline (path signal 50  -10400 -19650  21500 -19650))
      (outline (path signal 50  -10400 2350  -10400 -19650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  21025 1860  21025 -12680))
      (outline (path signal 120  -9945 1860  21025 1860))
      (outline (path signal 120  -9945 -12680  -9945 1860))
      (outline (path signal 100  19640 -12740  19640 -1420))
      (outline (path signal 100  16440 -12740  16440 -1420))
      (outline (path signal 100  -5360 -12740  -5360 -1420))
      (outline (path signal 100  -8560 -12740  -8560 -1420))
      (outline (path signal 100  20540 -13140  15540 -13140))
      (outline (path signal 100  20540 -18140  20540 -13140))
      (outline (path signal 100  15540 -18140  20540 -18140))
      (outline (path signal 100  15540 -13140  15540 -18140))
      (outline (path signal 100  -4460 -13140  -9460 -13140))
      (outline (path signal 100  -4460 -18140  -4460 -13140))
      (outline (path signal 100  -9460 -18140  -4460 -18140))
      (outline (path signal 100  -9460 -13140  -9460 -18140))
      (outline (path signal 100  13690 -13140  -2610 -13140))
      (outline (path signal 100  13690 -19140  13690 -13140))
      (outline (path signal 100  -2610 -19140  13690 -19140))
      (outline (path signal 100  -2610 -13140  -2610 -19140))
      (outline (path signal 100  20965 -12740  -9885 -12740))
      (outline (path signal 100  20965 -13140  20965 -12740))
      (outline (path signal 100  -9885 -13140  20965 -13140))
      (outline (path signal 100  -9885 -12740  -9885 -13140))
      (outline (path signal 100  20965 1800  -9885 1800))
      (outline (path signal 100  20965 -12740  20965 1800))
      (outline (path signal 100  -9885 -12740  20965 -12740))
      (outline (path signal 100  -9885 1800  -9885 -12740))
      (pin Round[A]Pad_4000_um 0 18040 -1420)
      (pin Round[A]Pad_4000_um 0@1 -6960 -1420)
      (pin Round[A]Pad_1600_um 9 9695 -2840)
      (pin Round[A]Pad_1600_um 8 6925 -2840)
      (pin Round[A]Pad_1600_um 7 4155 -2840)
      (pin Round[A]Pad_1600_um 6 1385 -2840)
      (pin Round[A]Pad_1600_um 5 11080 0)
      (pin Round[A]Pad_1600_um 4 8310 0)
      (pin Round[A]Pad_1600_um 3 5540 0)
      (pin Round[A]Pad_1600_um 2 2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-8"
      (outline (path signal 100  -2540 -2540  -2540 9510))
      (outline (path signal 100  -1890 10160  9510 10160))
      (outline (path signal 100  10160 9510  10160 -1890))
      (outline (path signal 100  -2540 -2540  9510 -2540))
      (outline (path signal 120  -2640 -2640  9510 -2640))
      (outline (path signal 120  10260 -1890  10260 9510))
      (outline (path signal 120  9510 10260  -1890 10260))
      (outline (path signal 120  -2640 9510  -2640 -2640))
      (outline (path signal 100  -1540 -1540  8810 -1540))
      (outline (path signal 100  -1540 -1540  -1540 8810))
      (outline (path signal 100  -1190 9160  8810 9160))
      (outline (path signal 100  9160 -1190  9160 8810))
      (outline (path signal 50  -2790 -2790  10410 -2790))
      (outline (path signal 50  -2790 10410  -2790 -2790))
      (outline (path signal 50  10410 10410  -2790 10410))
      (outline (path signal 50  10410 -2790  10410 10410))
      (pin Round[A]Pad_1600_um 4 7620 0)
      (pin Round[A]Pad_1600_um 5 7620 7620)
      (pin Round[A]Pad_1600_um 8 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -34290))
      (outline (path signal 100  6985 -34290  635 -34290))
      (outline (path signal 100  635 -34290  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  8890 -34350))
      (outline (path signal 100  8890 -34350  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  6460 -34350))
      (outline (path signal 120  6460 -34350  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  8950 -34410))
      (outline (path signal 120  8950 -34410  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  9150 -34650))
      (outline (path signal 50  9150 -34650  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (outline (path signal 50  6090 -2010  -1010 -2010))
      (outline (path signal 50  6090 -2010  6090 2730))
      (outline (path signal 50  -1010 2730  -1010 -2010))
      (outline (path signal 50  -1010 2730  6090 2730))
      (outline (path signal 100  800 -1750  4300 -1750))
      (outline (path signal 120  740 -1850  4340 -1850))
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 5080 0)
      (pin Round[A]Pad_1500_um (rotate 90) 2 2540 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Resistor_THT:R_Array_SIP8
      (outline (path signal 50  19500 1650  -1700 1650))
      (outline (path signal 50  19500 -1650  19500 1650))
      (outline (path signal 50  -1700 -1650  19500 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  19220 1400  -1440 1400))
      (outline (path signal 120  19220 -1400  19220 1400))
      (outline (path signal 120  -1440 -1400  19220 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  19070 1250  -1290 1250))
      (outline (path signal 100  19070 -1250  19070 1250))
      (outline (path signal 100  -1290 -1250  19070 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x08_P2.54mm_Vertical
      (outline (path signal 50  -1800 -19550  -1800 1800))
      (outline (path signal 50  1750 -19550  -1800 -19550))
      (outline (path signal 50  1750 1800  1750 -19550))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -19050  -1270 1270))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 635  1270 -19050))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x12_P2.54mm_Vertical
      (outline (path signal 50  -1800 -29700  -1800 1800))
      (outline (path signal 50  1750 -29700  -1800 -29700))
      (outline (path signal 50  1750 1800  1750 -29700))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -29270))
      (outline (path signal 120  -1330 -29270  1330 -29270))
      (outline (path signal 120  -1330 -1270  -1330 -29270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -29210  -1270 1270))
      (outline (path signal 100  1270 -29210  -1270 -29210))
      (outline (path signal 100  1270 635  1270 -29210))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "SO6502:CUI_PJ-002A"
      (outline (path signal 50  -1550 -2350  -1000 -2350))
      (outline (path signal 50  -1550 2250  -1550 -2350))
      (outline (path signal 50  -1000 2250  -1550 2250))
      (outline (path signal 50  -1000 2250  -1000 4750))
      (outline (path signal 400  -1800 0  -1875.3 -156.366  -2044.5 -194.986  -2180.19 -86.777
            -2180.19 86.777  -2044.5 194.986  -1875.3 156.366  -1800 0))
      (outline (path signal 50  -1000 -4750  -1000 -2350))
      (outline (path signal 50  14000 -4750  -1000 -4750))
      (outline (path signal 50  14000 4750  14000 -4750))
      (outline (path signal 50  5550 4750  14000 4750))
      (outline (path signal 50  5550 6100  5550 4750))
      (outline (path signal 50  450 6100  5550 6100))
      (outline (path signal 50  450 4750  450 6100))
      (outline (path signal 50  -1000 4750  450 4750))
      (outline (path signal 127  -700 2550  -700 4500))
      (outline (path signal 127  5550 4500  13700 4500))
      (outline (path signal 127  -700 -4500  -700 -2650))
      (outline (path signal 127  -700 4500  450 4500))
      (outline (path signal 127  13700 -4500  -700 -4500))
      (outline (path signal 127  13700 4500  13700 -4500))
      (outline (path signal 127  -700 -4500  -700 4500))
      (outline (path signal 127  13700 -4500  -700 -4500))
      (outline (path signal 127  13700 4500  13700 -4500))
      (outline (path signal 127  -700 4500  13700 4500))
      (pin Oval[A]Pad_4500x2250_um 3 3000 4700)
      (pin Oval[A]Pad_2250x4500_um 2 6000 0)
      (pin Oval[A]Pad_2500x5000_um 1 0 0)
    )
    (image MountingHole:MountingHole_2.1mm
      (outline (path signal 50  2350 0  2269.93 -608.225  2035.16 -1175  1661.7 -1661.7
            1175 -2035.16  608.225 -2269.93  0 -2350  -608.225 -2269.93
            -1175 -2035.16  -1661.7 -1661.7  -2035.16 -1175  -2269.93 -608.225
            -2350 0  -2269.93 608.225  -2035.16 1175  -1661.7 1661.7  -1175 2035.16
            -608.225 2269.93  0 2350  608.225 2269.93  1175 2035.16  1661.7 1661.7
            2035.16 1175  2269.93 608.225  2350 0))
      (outline (path signal 150  2100 0  2022.13 -566.573  1794.28 -1091.13  1433.36 -1534.76
            966.137 -1864.56  427.258 -2056.08  -143.309 -2095.1  -703.247 -1978.75
            -1211.03 -1715.64  -1628.99 -1325.29  -1926.14 -836.642  -2080.44 -285.95
            -2080.44 285.95  -1926.14 836.642  -1628.99 1325.29  -1211.03 1715.64
            -703.247 1978.75  -143.309 2095.1  427.258 2056.08  966.137 1864.56
            1433.36 1534.76  1794.28 1091.13  2022.13 566.573  2100 0))
      (keepout "" (circle F.Cu 2100))
      (keepout "" (circle In1.Cu 2100))
      (keepout "" (circle In2.Cu 2100))
      (keepout "" (circle B.Cu 2100))
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::2
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 50  4650 0  4570.51 -730.899  4335.76 -1427.62  3956.72 -2057.59
            3451.11 -2591.35  2842.59 -3003.94  2159.6 -3276.07  1434.07 -3395.01
            699.941 -3355.21  -8.47 -3158.52  -658.036 -2814.14  -1218.38 -2338.18
            -1663.31 -1752.88  -1972.02 -1085.62  -2130.07 -367.605  -2130.07 367.605
            -1972.02 1085.62  -1663.31 1752.88  -1218.38 2338.18  -658.036 2814.14
            -8.47 3158.52  699.941 3355.21  1434.07 3395.01  2159.6 3276.07
            2842.59 3003.94  3451.11 2591.35  3956.72 2057.59  4335.76 1427.62
            4570.51 730.899  4650 0))
      (outline (path signal 120  4520 0  4438.01 -727.643  4196.17 -1418.8  3806.59 -2038.81
            3288.81 -2556.59  2668.8 -2946.17  1977.64 -3188.01  1250 -3270
            522.357 -3188.01  -168.8 -2946.17  -788.812 -2556.59  -1306.59 -2038.81
            -1696.17 -1418.8  -1938.01 -727.643  -2020 0  -1938.01 727.643
            -1696.17 1418.8  -1306.59 2038.81  -788.812 2556.59  -168.8 2946.17
            522.357 3188.01  1250 3270  1977.64 3188.01  2668.8 2946.17
            3288.81 2556.59  3806.59 2038.81  4196.17 1418.8  4438.01 727.643
            4520 0))
      (outline (path signal 100  4400 0  4321.02 -700.941  4088.05 -1366.73  3712.77 -1963.99
            3213.99 -2462.77  2616.73 -2838.05  1950.94 -3071.02  1250 -3150
            549.059 -3071.02  -116.734 -2838.05  -713.993 -2462.77  -1212.77 -1963.99
            -1588.05 -1366.73  -1821.02 -700.941  -1900 0  -1821.02 700.941
            -1588.05 1366.73  -1212.77 1963.99  -713.993 2462.77  -116.734 2838.05
            549.059 3071.02  1250 3150  1950.94 3071.02  2616.73 2838.05
            3213.99 2462.77  3712.77 1963.99  4088.05 1366.73  4321.02 700.941
            4400 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle In1.Cu 1422.4))
      (shape (circle In2.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle In1.Cu 1500))
      (shape (circle In2.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu 1800))
      (shape (circle In2.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle In1.Cu 2000))
      (shape (circle In2.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle In1.Cu 4000))
      (shape (circle In2.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_4500x2250_um
      (shape (path F.Cu 2250  -1125 0  1125 0))
      (shape (path In1.Cu 2250  -1125 0  1125 0))
      (shape (path In2.Cu 2250  -1125 0  1125 0))
      (shape (path B.Cu 2250  -1125 0  1125 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2250x4500_um
      (shape (path F.Cu 2250  0 -1125  0 1125))
      (shape (path In1.Cu 2250  0 -1125  0 1125))
      (shape (path In2.Cu 2250  0 -1125  0 1125))
      (shape (path B.Cu 2250  0 -1125  0 1125))
      (attach off)
    )
    (padstack Oval[A]Pad_2500x5000_um
      (shape (path F.Cu 2500  0 -1250  0 1250))
      (shape (path In1.Cu 2500  0 -1250  0 1250))
      (shape (path In2.Cu 2500  0 -1250  0 1250))
      (shape (path B.Cu 2500  0 -1250  0 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect In1.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect In2.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect In1.Cu -750 -750 750 750))
      (shape (rect In2.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu -900 -900 900 900))
      (shape (rect In2.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_1000:500_um"
      (shape (circle F.Cu 1000))
      (shape (circle In1.Cu 1000))
      (shape (circle In2.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J3-5 J2-5 C16-2 X2-4 X1-4 U3-8 U5-22 U8-1 U7-14 U9-14 U4-7 U2-12 U1-3
        U6-21 SW1-2 SW1-2@1 J5-8 J4-8 J7-12 J6-12 J1-3 J1-2 D1-1 C12-2 C4-2 C8-2 C10-2
        C7-2 C6-2 C3-2 C2-2 C5-2 C11-2 C9-2 C1-2)
    )
    (net "Net-(D1-Pad2)"
      (pins RN1-2 D1-2)
    )
    (net RESET
      (pins C16-1 U5-38 U4-5 U4-4 U4-3)
    )
    (net CA2
      (pins U8-39 J6-10)
    )
    (net CA1
      (pins U8-40 J6-9)
    )
    (net PA7
      (pins U8-9 J6-8)
    )
    (net PA6
      (pins U8-8 J6-7)
    )
    (net PA5
      (pins U8-7 J6-6)
    )
    (net PA4
      (pins U8-6 J6-5)
    )
    (net PA3
      (pins U8-5 J6-4)
    )
    (net PA2
      (pins U8-4 J6-3)
    )
    (net PA1
      (pins U8-3 J6-2)
    )
    (net PA0
      (pins U8-2 J6-1)
    )
    (net CB2
      (pins U8-19 J7-10)
    )
    (net CB1
      (pins U8-18 J7-9)
    )
    (net PB7
      (pins U8-17 J7-8)
    )
    (net PB6
      (pins U8-16 J7-7)
    )
    (net PB5
      (pins U8-15 J7-6)
    )
    (net PB4
      (pins U8-14 J7-5)
    )
    (net PB3
      (pins U8-13 J7-4)
    )
    (net PB2
      (pins U8-12 J7-3)
    )
    (net PB1
      (pins U8-11 J7-2)
    )
    (net PB0
      (pins U8-10 J7-1)
    )
    (net CTSa
      (pins J2-8 U3-23)
    )
    (net RTSa
      (pins J2-7 U3-24)
    )
    (net "Net-(J4-Pad6)"
      (pins J4-6)
    )
    (net TxDa
      (pins J2-3 U3-2)
    )
    (net RxDa
      (pins J2-2 U3-7)
    )
    (net CTSb
      (pins J3-8 U3-16)
    )
    (net RTSb
      (pins J3-7 U3-20)
    )
    (net TxDb
      (pins J3-3 U3-1)
    )
    (net RxDb
      (pins J3-2 U3-3)
    )
    (net IRQ2B
      (pins U5-24 U4-10 RN1-7)
    )
    (net RDY
      (pins U2-23 U6-2 RN1-5)
    )
    (net SOB
      (pins U6-38 RN1-3)
    )
    (net BE
      (pins U6-36 RN1-4)
    )
    (net NMIB
      (pins U6-6 RN1-6)
    )
    (net "Net-(SW1-Pad1)"
      (pins U4-2 U4-1 U1-1 SW1-1 SW1-1@1)
    )
    (net RESB
      (pins U8-34 U4-6 U6-40)
    )
    (net A11
      (pins U7-23 U9-23 U2-7 U6-20)
    )
    (net A10
      (pins U7-21 U9-21 U2-8 U6-19)
    )
    (net A9
      (pins U7-24 U9-24 U2-9 U6-18)
    )
    (net PHI2
      (pins X1-5 U8-25 U2-1 U6-37)
    )
    (net A8
      (pins U7-25 U9-25 U2-10 U6-17)
    )
    (net A7
      (pins U7-3 U9-3 U2-11 U6-16)
    )
    (net A6
      (pins U7-4 U9-4 U2-13 U6-15)
    )
    (net RWB
      (pins U8-22 U2-2 U6-34)
    )
    (net A5
      (pins U7-5 U9-5 U2-14 U6-14)
    )
    (net D0
      (pins U5-28 U8-33 U7-11 U9-11 U6-33)
    )
    (net A4
      (pins U7-6 U9-6 U2-15 U6-13)
    )
    (net D1
      (pins U5-18 U8-32 U7-12 U9-12 U6-32)
    )
    (net A3
      (pins U5-7 U8-35 U7-7 U9-7 U6-12)
    )
    (net D2
      (pins U5-27 U8-31 U7-13 U9-13 U6-31)
    )
    (net A2
      (pins U5-6 U8-36 U7-8 U9-8 U6-11)
    )
    (net D3
      (pins U5-19 U8-30 U7-15 U9-15 U6-30)
    )
    (net A1
      (pins U5-4 U8-37 U7-9 U9-9 U6-10)
    )
    (net D4
      (pins U5-26 U8-29 U7-16 U9-16 U6-29)
    )
    (net A0
      (pins U5-2 U8-38 U7-10 U9-10 U6-9)
    )
    (net D5
      (pins U5-20 U8-28 U7-17 U9-17 U6-28)
    )
    (net D6
      (pins U5-25 U8-27 U7-18 U9-18 U6-27)
    )
    (net D7
      (pins U5-21 U8-26 U7-19 U9-19 U6-26)
    )
    (net A15
      (pins U2-3 U6-25)
    )
    (net A14
      (pins U7-1 U9-1 U2-4 U6-24)
    )
    (net IRQB
      (pins U4-11 U6-4)
    )
    (net A13
      (pins U7-26 U9-26 U2-5 U6-23)
    )
    (net A12
      (pins U7-2 U9-2 U2-6 U6-22)
    )
    (net WR
      (pins U5-9 U7-27 U2-22)
    )
    (net RD
      (pins U5-10 U7-22 U9-22 U2-21)
    )
    (net CSROM
      (pins U9-20 U2-18)
    )
    (net CS6522
      (pins U8-23 U2-19)
    )
    (net CS2892
      (pins U5-39 U2-16)
    )
    (net CSRAM
      (pins U7-20 U2-17)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-13 U4-12 U4-8)
    )
    (net IRQ1B
      (pins U8-21 U4-9)
    )
    (net DRxDa
      (pins U3-6 U5-35)
    )
    (net DTxDa
      (pins U3-5 U5-33)
    )
    (net X1
      (pins X2-5 U5-36)
    )
    (net DRTSa
      (pins U3-19 U5-32)
    )
    (net DTxDb
      (pins U3-18 U5-13)
    )
    (net DRxDb
      (pins U3-4 U5-11)
    )
    (net DRTSb
      (pins U3-21 U5-14)
    )
    (net DCTSa
      (pins U3-22 U5-8)
    )
    (net DCTSb
      (pins U3-17 U5-5)
    )
    (net "Net-(X1-Pad1)"
      (pins X1-1)
    )
    (net "Net-(X2-Pad1)"
      (pins X2-1)
    )
    (net Vcc
      (pins X2-8 X1-8 U3-9 U5-12 U5-44 U8-20 U8-24 U7-28 U9-28 U9-27 U4-14 U2-24 U1-2
        U6-8 RN1-1 J5-7 J4-7 J7-11 J6-11 J1-1 C14-1 C4-1 C8-1 C10-1 C7-1 C6-1 C3-1
        C2-1 C5-1 C11-1 C9-1 C1-1)
    )
    (net IP6
      (pins U5-41 J4-5)
    )
    (net IP5
      (pins U5-42 J4-4)
    )
    (net IP4
      (pins U5-43 J4-3)
    )
    (net IP3
      (pins U5-3 J4-2)
    )
    (net IP2
      (pins U5-40 J4-1)
    )
    (net OP7
      (pins U5-17 J5-6)
    )
    (net OP6
      (pins U5-29 J5-5)
    )
    (net OP5
      (pins U5-16 J5-4)
    )
    (net OP4
      (pins U5-30 J5-3)
    )
    (net OP3
      (pins U5-15 J5-2)
    )
    (net OP2
      (pins U5-31 J5-1)
    )
    (net "Net-(C13-Pad2)"
      (pins U3-13 C13-2)
    )
    (net "Net-(C13-Pad1)"
      (pins U3-14 C13-1)
    )
    (net "Net-(C14-Pad2)"
      (pins U3-11 C14-2)
    )
    (net "Net-(C15-Pad1)"
      (pins U3-10 C15-1)
    )
    (net "Net-(RN1-Pad8)"
      (pins RN1-8)
    )
    (net "Net-(U2-Pad20)"
      (pins U2-20)
    )
    (net "Net-(U5-Pad37)"
      (pins U5-37)
    )
    (net "Net-(U5-Pad34)"
      (pins U5-34)
    )
    (net "Net-(U5-Pad23)"
      (pins U5-23)
    )
    (net "Net-(U5-Pad1)"
      (pins U5-1)
    )
    (net "Net-(U6-Pad39)"
      (pins U6-39)
    )
    (net "Net-(U6-Pad35)"
      (pins U6-35)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net "Net-(U6-Pad5)"
      (pins U6-5)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-3)
    )
    (net "Net-(U6-Pad1)"
      (pins U6-1)
    )
    (net "Net-(C12-Pad1)"
      (pins U3-15 C12-1)
    )
    (net "Net-(C15-Pad2)"
      (pins U3-12 C15-2)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7
      A8 A9 BE CA1 CA2 CB1 CB2 CS2892 CS6522 CSRAM CSROM CTSa CTSb D0 D1 D2
      D3 D4 D5 D6 D7 DCTSa DCTSb DRTSa DRTSb DRxDa DRxDb DTxDa DTxDb GND IP2
      IP3 IP4 IP5 IP6 IRQ1B IRQ2B IRQB NMIB "Net-(C12-Pad1)" "Net-(C13-Pad1)"
      "Net-(C13-Pad2)" "Net-(C14-Pad2)" "Net-(C15-Pad1)" "Net-(C15-Pad2)"
      "Net-(D1-Pad2)" "Net-(J2-Pad1)" "Net-(J2-Pad4)" "Net-(J2-Pad6)" "Net-(J2-Pad9)"
      "Net-(J3-Pad1)" "Net-(J3-Pad4)" "Net-(J3-Pad6)" "Net-(J3-Pad9)" "Net-(J4-Pad6)"
      "Net-(RN1-Pad8)" "Net-(SW1-Pad1)" "Net-(U2-Pad20)" "Net-(U4-Pad12)"
      "Net-(U5-Pad1)" "Net-(U5-Pad23)" "Net-(U5-Pad34)" "Net-(U5-Pad37)" "Net-(U6-Pad1)"
      "Net-(U6-Pad3)" "Net-(U6-Pad35)" "Net-(U6-Pad39)" "Net-(U6-Pad5)" "Net-(U6-Pad7)"
      "Net-(X1-Pad1)" "Net-(X2-Pad1)" OP2 OP3 OP4 OP5 OP6 OP7 PA0 PA1 PA2
      PA3 PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PHI2 RD RDY RESB
      RESET RTSa RTSb RWB RxDa RxDb SOB TxDa TxDb Vcc WR X1
      (circuit
        (use_via Via[0-3]_1000:500_um)
      )
      (rule
        (width 127)
        (clearance 127.1)
      )
    )
  )
  (wiring
  )
)
