Recent Publications<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:m="http://schemas.microsoft.com/office/2004/12/omml"
xmlns:css="http://macVmlSchemaUri" xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta name=Title content="Recent Publications">
<meta name=Keywords content="">
<meta http-equiv=Content-Type content="text/html; charset=macintosh">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 2008">
<meta name=Originator content="Microsoft Word 2008">
<link rel=File-List href="pubs_files/filelist.xml">
<title>Recent Publications</title>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Alex Veidenbaum</o:Author>
  <o:Template>Normal.dotm</o:Template>
  <o:LastAuthor>Alex Veidenbaum</o:LastAuthor>
  <o:Revision>4</o:Revision>
  <o:TotalTime>10</o:TotalTime>
  <o:Created>2014-07-15T21:34:00Z</o:Created>
  <o:LastSaved>2014-07-16T22:35:00Z</o:LastSaved>
  <o:Pages>2</o:Pages>
  <o:Words>2849</o:Words>
  <o:Characters>16244</o:Characters>
  <o:Company>University of California</o:Company>
  <o:Lines>135</o:Lines>
  <o:Paragraphs>32</o:Paragraphs>
  <o:CharactersWithSpaces>19948</o:CharactersWithSpaces>
  <o:Version>12.257</o:Version>
 </o:DocumentProperties>
 <o:OfficeDocumentSettings>
  <o:TargetScreenSize>1600x1200</o:TargetScreenSize>
 </o:OfficeDocumentSettings>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Zoom>200</w:Zoom>
  <w:SpellingState>Clean</w:SpellingState>
  <w:GrammarState>Clean</w:GrammarState>
  <w:TrackMoves>false</w:TrackMoves>
  <w:TrackFormatting/>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:Compatibility>
   <w:SplitPgBreakAndParaMark/>
   <w:DontVertAlignCellWithSp/>
   <w:DontBreakConstrainedForcedTables/>
   <w:DontVertAlignInTxbx/>
   <w:Word11KerningPairs/>
   <w:CachedColBalance/>
   <w:UseFELayout/>
  </w:Compatibility>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="276">
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--h2
	{mso-bidi-font-size:10pt;
	mso-bidi-font-weight:normal;}
h3
	{mso-bidi-font-size:10pt;
	mso-bidi-font-weight:normal;}
span.HEADING2CHAR
	{mso-bidi-font-size:13pt;
	mso-style-locked:yes;}
span.HEADING3CHAR
	{mso-bidi-font-size:10pt;
	mso-style-locked:yes;}
span.HEADING2CHAR
	{mso-style-locked:yes;}
span.HEADING3CHAR
	{mso-style-locked:yes;}

 /* Font Definitions */
@font-face
	{font-family:Times;
	panose-1:2 0 5 0 0 0 0 0 0 0;
	mso-font-charset:0;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:3 0 0 0 1 0;}
 /* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-ascii-font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-hansi-font-family:Times;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;}
h2
	{mso-style-link:"Heading 2 Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:2;
	font-size:18.0pt;
	font-family:"Times New Roman";
	mso-ascii-font-family:Times;
	mso-hansi-font-family:Times;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;
	font-weight:bold;}
h3
	{mso-style-link:"Heading 3 Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:3;
	font-size:13.5pt;
	font-family:"Times New Roman";
	mso-ascii-font-family:Times;
	mso-hansi-font-family:Times;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;
	font-weight:bold;}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:purple;
	text-decoration:underline;
	text-underline:single;}
p
	{margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-ascii-font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-hansi-font-family:Times;
	mso-bidi-font-family:"Times New Roman";}
span.Heading2Char
	{mso-style-name:"Heading 2 Char";
	mso-style-locked:yes;
	mso-style-link:"Heading 2";
	mso-ansi-font-size:13.0pt;
	font-family:Calibri;
	mso-ascii-font-family:Calibri;
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:Calibri;
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#4F81BD;
	font-weight:bold;}
span.Heading3Char
	{mso-style-name:"Heading 3 Char";
	mso-style-locked:yes;
	mso-style-link:"Heading 3";
	mso-ansi-font-size:10.0pt;
	font-family:Calibri;
	mso-ascii-font-family:Calibri;
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:Calibri;
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#4F81BD;
	font-weight:bold;}
span.SpellE
	{mso-style-name:"";
	mso-spl-e:yes;}
span.GramE
	{mso-style-name:"";
	mso-gram-e:yes;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
@list l0
	{mso-list-id:1438015301;
	mso-list-type:hybrid;
	mso-list-template-ids:1422302148 -967120052 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l0:level1
	{mso-level-start-at:103;
	mso-level-text:C%1;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:.25in;
	text-indent:-.25in;
	mso-ansi-font-weight:normal;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-ascii-font-family:Cambria;
	mso-ascii-theme-font:minor-latin;
	mso-hansi-font-family:Cambria;
	mso-hansi-theme-font:minor-latin;}
</style>
<![endif]-->
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="1027"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
</head>

<body bgcolor=white lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=Section1>

<h2 align=center style='text-align:center'><span style='color:gray'>Selected
Publications <o:p></o:p></span></h2>

<h3>2014<o:p></o:p></h3>

<p class=MsoNormal><span><span style='font-size:12.0pt'>&quot;</span><span
style='mso-bidi-font-size:12.0pt'>Multiple stream tracker: a new hardware
stride <span class=SpellE>prefetcher</span>.&quot;<o:p></o:p></span></p>

</span>

<p class=MsoNormal><span><span style='mso-bidi-font-size:12.0pt'><span
style="mso-spacerun: yes">&nbsp;</span>
Taesu <span style='color:windowtext;text-decoration:none;
text-underline:none'> Kim</span>, 
<span style='color:windowtext;text-decoration:none;text-underline:none'>Dali Zhao</span>,
Alexander V. <span class=SpellE>Veidenbaum</span>.<o:p></o:p></span></p>

</span>

<p class=MsoNormal><span><span style='mso-bidi-font-size:12.0pt'>
Conf. Computing Frontiers, 2014. p.34</p>

</span>

<h3><o:p>&nbsp;</o:p></h3>

<h3>2013 </h3>

<p class=MsoNormal><span class=GramE>&quot;
Optimizing Program Performance via Similarity, Using a Feature-Agnostic Approach" <br>
Rosario <span class=SpellE>Cammarota</span></span></a>, <span class=SpellE>Laleh</span> <span
class=SpellE>Aghababaie</span> <span class=SpellE>Beni</span>, <span
class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, Alexander V. <span
class=SpellE>Veidenbaum</span>.</span> <br>
Intl. Conference on Advanced Parallel
Processing Technology (APPT). Aug. 2013. <span class=GramE>LNCS series, vol.
8299, pp. 199-213.</span></p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<p class=MsoNormal>&quot;On the Determination of <span class=SpellE>Inlining</span>
Vectors for Program Optimization.&quot; <br>
Rosario <span class=SpellE>Cammarota</span>, <span class=SpellE>Alexandru</span>
<span class=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, Debora <span
class=SpellE>Donato</span>, <span class=SpellE>Mukund</span> <span
class=SpellE>Madhugiri</span>. <br>
Compiler Construction (CC), pp. 164-183 <br>
<br>
&quot;Temperature aware thread migration in 3D architecture with stacked
DRAM.&quot; <br>
<span class=GramE>Dali Zhao, <span class=SpellE>Houman</span> <span
class=SpellE>Homayoun</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.</span>
<br>
Intl. Symposium on Quality Electronic Design (ISQED), pp. 80-87</p>

<p class=MsoNormal><span style="mso-spacerun: yes">&nbsp;</span></p>

<h3>2012 </h3>

<p class=MsoNormal><span class=GramE>&quot;Compiler-Assisted, Selective
Out-Of-Order Commit&quot;.</span> <br>
Nam Duong and Alexander V. <span class=SpellE>Veidenbaum</span>. <br>
<span class=GramE>Computer Architecture Letters.</span> <br>
<br>
&quot;Improving Cache Management Policies Using Dynamic Reuse Distances&quot;. <br>
Nam Duong, Dali Zhao, <span class=SpellE>Taesu</span> Kim, Rosario <span
class=SpellE>Cammarota</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,
and Mateo Valero. <br>
Intl. Symposium on <span class=SpellE>Microarchitecture</span> (Micro-45). <br>
<br>
&quot;Revisiting level-0 caches in embedded processors.&quot; <br>
Nam Duong, <span class=SpellE>Taesu</span> Kim, Dali Zhao, Alexander V. <span
class=SpellE>Veidenbaum</span>. <span class=GramE>Compiler, Architectures, and
Synthesis for Embedded Systems (CASES).</span> <span class=GramE>pp</span>.
171-180 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3>2011 </h3>

<p>&quot;Pruning hardware evaluation space via correlation-driven application
similarity analysis,&quot; <br>
Rosario <span class=SpellE>Cammarota</span>, <span class=SpellE>Arun</span> <span
class=SpellE>Kejariwal</span>, Paolo <span class=SpellE>D'Alberto</span>, <span
class=SpellE>Sapan</span> <span class=SpellE>Panigrahi</span>, Alexander V. <span
class=SpellE>Veidenbaum</span>, <span class=SpellE>Alexandru</span> <span
class=SpellE>Nicolau</span> <br>
ACM Intl. Conf. on Computing Frontiers 2011</p>

<p><span style="mso-spacerun: yes">&nbsp;</span></p>

<h3>2010 </h3>

<p class=MsoNormal>&quot;RELOCATE: Register File Local Access Pattern Redistribution
Mechanism for Power and Thermal Management in Out-of-Order Embedded
Processor,&quot; <br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span
class=SpellE>Aseem</span> Gupta, Alexander V. <span class=SpellE>Veidenbaum</span>,
<span class=SpellE>Avesta</span> <span class=SpellE>Sasan</span>, <span
class=SpellE>Fadi</span> J. <span class=SpellE>Kurdahi</span>, <span
class=SpellE>Nikil</span> <span class=SpellE>Dutt</span>, <br>
<span class=SpellE>HiPEAC</span> 2010: 216-231 </p>

<p class=MsoNormal>&quot;Post-synthesis sleep transistor insertion for leakage
power optimization in clock tree networks,&quot; <br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span
class=SpellE>Shahin</span> <span class=SpellE>Golshan</span>, Eli <span
class=SpellE>Bozorgzadeh</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,
<span class=SpellE>Fadi</span> J. <span class=SpellE>Kurdahi</span> <br>
ISQED 2010: 499-507 </p>

<p class=MsoNormal>&quot;On the efficacy of call graph-level thread-level
speculation,&quot; <br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span
class=SpellE>Milind</span> <span class=SpellE>Girkar</span>, <span
class=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, Hideki Saito, <span
class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, Alexander V. <span
class=SpellE>Veidenbaum</span>, <span class=SpellE>Utpal</span> <span
class=SpellE>Banerjee</span>, Constantine D. Polychronopoulos. <br>
WOSP/SIPEW 2010: 247-248 </p>

<p class=MsoNormal>&quot;Multiple sleep modes leakage control in peripheral
circuits of a all major SRAM-based processor units,&quot; <br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span
class=SpellE>Avesta</span> <span class=SpellE>Sasan</span>, <span class=SpellE>Aseem</span>
Gupta, Alexander V. <span class=SpellE>Veidenbaum</span>, <span class=SpellE>Fadi</span>
J. <span class=SpellE>Kurdahi</span>, <span class=SpellE>Nikil</span> <span
class=SpellE>Dutt</span>. <br>
<span class=GramE>ACM Intl. Conf. Computing Frontiers 2010.</span> </p>

<p><o:p>&nbsp;</o:p></p>

<h3>2009 </h3>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1542275.1542303&amp;coll=ACM&amp;dl=ACM&amp;CFID=61454666&amp;CFTOKEN=81578146"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Synchronization
optimizations for efficient execution on multi-cores,&quot; </span></a><br>
<span class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, <span
class=SpellE>Guangqiang</span> Li, Alexander V. <span class=SpellE>Veidenbaum</span>,
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span> <br>
Proc. of the <span class=SpellE>23th</span> ACM International Conference on
Supercomputing (ICS09), June 2009, pp. 169-180 </p>

<p class=MsoNormal><a
href="http://www.computer.org/portal/web/csdl/doi/10.1109/IPDPS.2009.5160973"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Power-aware
load balancing of large scale MPI applications,&quot; </span></a><br>
<span class=SpellE>Maja</span> <span class=SpellE>Etinski</span>, <span
class=SpellE>Julita</span> <span class=SpellE>Corbalan</span>, Jesus <span
class=SpellE>Labarta</span>, Mateo Valero, Alexander V. <span class=SpellE>Veidenbaum</span>
<br>
IEEE International Symposium on <span class=SpellE>Parallel&amp;Distributed</span>
Processing (IPDPS 2009) pp. 1-8 </p>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/2515n22l17283456/"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Performance
Characterization of Itanium 2-Based Montecito Processor,&quot; </span></a><br>
<span class=SpellE>Darshan</span> Desai, <span class=SpellE>Gerolf</span> <span
class=SpellE>Hoflehner</span>, <span class=SpellE>Arun</span> <span
class=SpellE>Kejariwal</span>, Daniel M. <span class=SpellE>Lavery</span>, <span
class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, Alexander V. <span
class=SpellE>Veidenbaum</span>, Cameron McNairy <br>
SPEC Benchmark Workshop 2009, Springer LNCS Volume 5419/2009, pp. 36-56 </p>

<p class=MsoNormal><a href=""><span style='color:windowtext;text-decoration:
none;text-underline:none'>&quot;Efficient Scheduling of Nested Parallel Loops
on Multi-Core Systems,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span
class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, <span
class=SpellE>Utpal</span> <span class=SpellE>Banerjee</span>, Alexander V. <span
class=SpellE>Veidenbaum</span>, Constantine D. Polychronopoulos <br>
The 38th International Conference On Parallel Processing (ICPP-2009), pp.74-83 </p>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/p84617p5w0111g65/"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Brain
Derived Vision Algorithm on High Performance Architectures,&quot; </span></a><br>
<span class=SpellE>Jayram</span> <span class=SpellE>Moorkanikara</span> <span
class=SpellE><span class=GramE>Nageswaran</span></span><span class=GramE> ,</span>
Andrew <span class=SpellE>Felch</span> , Ashok Chandrasekhar , <span
class=SpellE>Nikil</span> <span class=SpellE>Dutt</span> , Richard Granger ,
Alex <span class=SpellE>Nicolau</span> and Alex <span class=SpellE>Veidenbaum</span>
<br>
International <span class=SpellE>Jounral</span> of Parallel Programming, Volume
37, Number 4 / August, 2009, pp.345-369 </p>

<p class=MsoNormal><a href=""><span style='color:windowtext;text-decoration:
none;text-underline:none'>&quot;A configurable simulation environment for the
efficient simulation of large-scale spiking neural networks on graphics
processors,&quot; </span></a><br>
<span class=SpellE>Jayram</span> <span class=SpellE>Moorkanikara</span> <span
class=SpellE>Nageswaran</span>, <span class=SpellE>Nikil</span> D. <span
class=SpellE>Dutt</span>, Jeffrey L. <span class=SpellE>Krichmar</span>, Alex <span
class=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span> <br>
Neural Networks 22(5-6): 791-800 (2009) </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?doid=1457255.1457257"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the
exploitation of loop-level parallelism in embedded applications,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, Alexander
V. <span class=SpellE>Veidenbaum</span>, <span class=SpellE>Alexandru</span> <span
class=SpellE>Nicolau</span>, <span class=SpellE>Milind</span> <span
class=SpellE>Girkar</span>, <span class=SpellE>Xinmin</span> <span
class=SpellE>Tian</span>, Hideki Saito <br>
ACM Trans. Embedded Computer Syst. 8(2) 2009 </p>

<p><o:p>&nbsp;</o:p></p>

<h3>2008 </h3>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1521747.1521815"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Distributed Processor State Management Architecture for Large-Window
Processors,&quot; </span></a><br>
Isidro Gonzalez, Marco <span class=SpellE>Galluzzi</span>, Alex <span
class=SpellE>Veidenbaum</span>, Marco A. <span class=SpellE>Ramrirez</span>,
Adrian Cristal, Mateo Valero <br>
Intl. Symposium on <span class=SpellE>Microarchitecture</span> (Micro-41). </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1450095.1450125"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Multiple
sleep mode leakage control for cache peripheral circuits in embedded
processors,&quot; </span></span></a><span class=GramE><br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, Mohammad
A. <span class=SpellE>Makhzan</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.</span>
<br>
ACM Intl Conference on Compilers, Architecture and Synthesis for Embedded
Systems (CASES) 2008: 197-206 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751917"><span
class=GramE><span style='color:windowtext;text-decoration:none;text-underline:
none'>&quot;Adaptive techniques for leakage power management in L2 cache
peripheral circuits,&quot; </span></span></a><span class=GramE><br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, Alexander
V. <span class=SpellE>Veidenbaum</span>, Jean-Luc <span class=SpellE>Gaudiot</span>.</span>
IEEE Intl Conference Computer Design (ICCD) 2008: 563-569 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751937"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;ZZ-HVS:
<span class=SpellE><span class=GramE>Zig-zag</span></span> horizontal and
vertical sleep transistor sharing to reduce leakage power in on-chip SRAM
peripheral circuits,&quot; </span></a><br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, Mohammad
A. <span class=SpellE>Makhzan</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.
ICCD 2008: 699-706 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1382171"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Two-Level Load/Store Queue based on Execution Locality,&quot; </span></a><br>
<span class=SpellE>Miquel</span> <span class=SpellE>Pericas</span>, Adrian
Cristal, Francisco J. <span class=SpellE>Cazorla</span>, <span class=SpellE>Ruden</span>
Gonzalez, <br>
Alex <span class=SpellE>Veidenbaum</span>, Daniel A. Jimenez, and Mateo Valero.
Proc. 35th ACM International Symposium on Computer Architecture (ISCA) June
2008 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1375661"><span
class=GramE><span style='color:windowtext;text-decoration:none;text-underline:
none'>&quot;Impact of JVM <span class=SpellE>superoperators</span> on energy
consumption in resource-constrained embedded systems,&quot; </span></span></a><span
class=GramE><br>
Carmen <span class=SpellE>Badea</span>, <span class=SpellE>Alexandru</span> <span
class=SpellE>Nicolau</span>, and Alexander V. <span class=SpellE>Veidenbaum</span>.</span>
<br>
<span class=GramE>Proc. of the ACM SIGPLAN-SIGBED conference on Languages,
Compilers, and Tools for Embedded Systems (LCTES), 2008.</span> </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1391469.1391488"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamic
register file resizing and frequency scaling to improve embedded processor
performance and energy-delay efficiency,&quot; </span></span></a><span
class=GramE><br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span
class=SpellE>Sudeep</span> <span class=SpellE>Pasricha</span>, Mohammad A. <span
class=SpellE>Makhzan</span>, and Alexander V. <span class=SpellE>Veidenbaum</span>.</span>
<span class=GramE>Proc. of the ACM/IEEE Design Automation <span class=SpellE>Cinference</span>
(DAC) 2008.</span> </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1347375.1347377"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Improving
SDRAM access energy efficiency for low-power embedded systems,&quot; </span></a><br>
<span class=SpellE>Jelena</span> <span class=SpellE>Trajkovic</span>, Alexander
V. <span class=SpellE>Veidenbaum</span>, and <span class=SpellE>Arun</span> <span
class=SpellE>Kejariwal</span>. <br>
ACM Transactions on Embedded Computer Systems, Vol. 7, No.3, 2008 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1345250"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Cache-aware
iteration space partitioning,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span
class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, <span
class=SpellE>Utpal</span> <span class=SpellE>Banerjee</span>, Alexander V. <span
class=SpellE>Veidenbaum</span>, Constantine D. Polychronopoulos. <br>
<span class=GramE>Proc. of the ACM SIGPLAN Symposium on Principles and Practice
of Parallel Programming (PPOPP) 2008.</span> </p>

<p><o:p>&nbsp;</o:p></p>

<h3>2007 </h3>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1289881.1289920"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Simplified Java <span class=SpellE>Bytecode</span> Compilation System for
Resource-Constrained Embedded Processors,&quot; </span></span></a><span
class=GramE><br>
Carmen <span class=SpellE>Badea</span>, <span class=SpellE>Alexandru</span> <span
class=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.</span>
<br>
Proc. of the ACM Intl. Conference on Compilers, Architecture, and Synthesis for
Embedded Systems, Salzburg, Austria, Oct. 2007 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4601907"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing
Power Consumption in Peripheral Circuits of L2 caches,&quot; </span></a><br>
<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span> and
Alexander V. <span class=SpellE>Veidenbaum</span>. Proc. IEEE Intl. Conference
on Computer Design, Lake Tahoe, Oct. 2007 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1229475"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Tight
analysis of the performance potential of thread speculation using spec CPU
2006,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span
class=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, <span class=SpellE>Milind</span>
<span class=SpellE>Girkar</span>, Wei Li, Sergey <span class=SpellE>Kozhukhov</span>,
<span class=SpellE>Utpal</span> <span class=SpellE>Banerjee</span>, Alexander <span
class=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,
Constantine D. Polychronopoulos, <br>
Proc. of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel
programming, Pages: 215 - 225, March 2007 </p>

<p><o:p>&nbsp;</o:p></p>

<h3>2006 </h3>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1176298"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Challenges
in Exploitation of Loop Parallelism in Embedded Applications,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, Alex <span
class=SpellE>Veidenbaum</span>, Alex <span class=SpellE>Nicolau</span>, <span
class=SpellE>Milind</span> <span class=SpellE>Girkar</span>, <span
class=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, and Hideki Saito. <br>
Proc. IEEE/ACM/IFIP International Conference on Hardware/Software <span
class=SpellE>Codesign</span> and System Synthesis, October 2006 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=04380801"><span
class=GramE><span style='color:windowtext;text-decoration:none;text-underline:
none'>&quot;Fast Speculative Address Generation and Way Caching for Reducing L1
Data Cache Energy,&quot; </span></span></a><span class=GramE><br>
Dan <span class=SpellE>Nicolaescu</span>, <span class=SpellE>Babak</span> <span
class=SpellE>Salamat</span>, Alexander <span class=SpellE>Veidenbaum</span>,
and Mateo Valero.</span> <br>
Proceedings of IEEE International Conference on Computer Design (ICCD'06), Oct.
2006 </p>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/38t63224l3575562"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;<span
class=SpellE>Probablistic</span> Self-Scheduling: A Novel Scheduling Approach
for <span class=SpellE>Multiprogrammed</span> Environments,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span
class=SpellE>Milind</span> <span class=SpellE>Girkar</span>, Hideki Saito, <span
class=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, <span class=SpellE>Alexandru</span>
<span class=SpellE>Nicolau</span>, Alexander <span class=SpellE>Veidenbaum</span>,
Constantine Polychronopoulos. <br>
Proceedings of Europar'06, August 2006 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1183407"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the
Performance Potential of Different Types of Speculative Thread-Level
Parallelism,&quot; </span></a><br>
<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span
class=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, Wei Li, <span
class=SpellE>Milind</span> <span class=SpellE>Girkar</span>, Sergey <span
class=SpellE>Kozhukhov</span>, Hideki Saito, <span class=SpellE>Utpal</span> <span
class=SpellE>Banerjee</span>, <span class=SpellE>Alexandru</span> <span
class=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,
Constantine D. Polychronopoulos. <br>
Proc. of the 20th ACM International Conference on Supercomputing (ICS06), June
2006 </p>

<p><o:p>&nbsp;</o:p></p>

<h3>2005 </h3>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=32585&amp;arnumber=1524220&amp;count=110&amp;index=99"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A New
Pointer-based Instruction Queue Design and Its Power-Performance Evaluation,
&quot; </span></a><br>
Marco A. Ramirez, Adrian Cristal, Alexander V. <span class=SpellE>Veidenbaum</span>,
Luis Villa, Mateo Valero. <br>
Proc. of the IEEE Int'l Conference on Computer Design (ICCD-2005), San Jose,
Oct. 2005 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1086240"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;High-Performance
Annotation-Aware JVM for Java Cards,&quot;</span></a> <br>
Ana <span class=SpellE>Azevedo</span>, <span class=SpellE>Arun</span> <span
class=SpellE>Kejariwal</span>, Alex <span class=SpellE>Viedenbaum</span>,
Alexander <span class=SpellE>Nicolau</span> <br>
Proc. of the 5th ACM International Conference on Embedded software (EMSOFT05),
Sept. 2005. </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1088149.1088158"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;An
Asymmetric Clustered Processor based on Value Content, &quot; </span></a><br>
R. Gonzalez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, and M.
Valero. <br>
Proc. of the 19th ACM International Conference on Supercomputing (ICS05),
Boston, June 2005. </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3>2004 </h3>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1347942"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Low
Energy, Highly-Associative Cache Design for Embedded Processors,&quot; </span></a><br>
Alex <span class=SpellE>Veidenbaum</span> and Dan <span class=SpellE>Nicolaescu</span>,
<br>
Int'l Symposium on Computer Design (ICCD-2004), San Jose, Oct. 2004 </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1028176.1006727"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Content Aware Register File Organization&quot;, </span></a><br>
R. Gonzalez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, and M.
Valero, <br>
Proc. 31st International Symposium on Computer Architecture (ISCA04), Munich,
Germany, June 2004. </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=01269095"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy-Efficient
Design for Highly Associative Instruction Caches in Next-Generation Embedded
Processors,&quot; </span></a><br>
J. L. Aragon, Dan <span class=SpellE>Nicolaescu</span>, Alex <span
class=SpellE>Veidenbaum</span>, Ana-Maria <span class=SpellE>Badulescu</span>, <br>
Design Automation and Test Europe (DATE04): 1374-1375, March 2004 </p>

<p class=MsoNormal><a href="Papers/04/iwia04.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Direct Instruction Wakeup for
Out-Of-Order Processors,&quot; </span></a><br>
M. Ramirez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, L. Villa, and
M. Valero, <br>
Int'l Workshop on Innovative <span class=SpellE>Archtecture</span> (IWIA'04),
Jan. 2004 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3>2003 </h3>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/9grbyayah2kuy6px/?p=3a6aeee6663e4466ba1f48b18b857621%CF%80=0"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A Simple
Low-Energy Instruction Wakeup Mechanism&quot; </span></a><br>
M. Ramirez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, L. Villa, and
M. Valero, <br>
5th Int'l Symposium on High-<span class=SpellE>Perfromance</span> Computing
(ISHPC-V), Tokyo, Japan, Oct. 2003 </p>

<p class=MsoNormal><a href="Papers/iccd03.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Improving Branch Prediction
Accuracy in Embedded Processors in the Presence of Context Switches&quot; </span></a><span
class=SpellE>Sudeep</span> <span class=SpellE>Parisha</span> and Alex <span
class=SpellE>Veidenbaum</span>, Int'l Symposium on Computer Design (ICCD-2003),
San Jose, Oct. 2003 </p>

<p class=MsoNormal><a href="Papers/islped03.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Reducing Data Cache Energy
Consumption via Cached Load/Store Queue,&quot; </span></a>Dan <span
class=SpellE>Nicolaescu</span>, Alex <span class=SpellE>Veidenbaum</span>, Alex
<span class=SpellE>Nicolau</span>. International Symposium on Low Power
Electronics and Design (ISLPED'03), Seoul, Aug. 2003 </p>

<p class=MsoNormal><a href="Papers/asap03.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Energy aware register file
implementation through instruction <span class=SpellE>predecode</span>,&quot; </span></a>Ayala,
J.L.; Lopez-Vallejo, M.; <span class=SpellE>Veidenbaum</span>, A.; Lopez, C.A.
Proceedings IEEE International Conference On Application-specific Systems,
Architectures, and Processors (ASIP03). Page(s): 81- 91 24-26 June 2003 </p>

<p class=MsoNormal><a href="Papers/date03.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Reducing Power Consumption for
High-<span class=SpellE>Associativity</span> Data Caches in Embedded
Processors,&quot; </span></a>Dan <span class=SpellE>Nicolaescu</span>, Alex <span
class=SpellE>Veidenbaum</span>, Alex <span class=SpellE>Nicolau</span> Design
Automation and Test Europe (DATE'03), March 2003 </p>

<p class=MsoNormal><a href="Papers/afs.pdf"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamically
Adaptive Fetch Size Prediction for Data Caches&quot; </span></span></a><span
class=GramE><br>
<span class=SpellE>Weiyu</span> Tang, A. <span class=SpellE>Veidenbaum</span>,
Alex <span class=SpellE>Nicolau</span>.</span> Int'l Workshop on Innovative
Architecture (IWIA03), January 2003 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3>2002 </h3>

<p class=MsoNormal><a href="Papers/copperDATE02.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Profile-based dynamic voltage
scheduling using program checkpoints in the COPPER framework.&quot; </span></a><br>
A. <span class=SpellE>Azevedo</span>, I. <span class=SpellE>Issenin</span>, R.
Cornea, R. Gupta, N. <span class=SpellE>Dutt</span>, A. <span class=SpellE>Veidenbaum</span>,
and A. <span class=SpellE>Nicolau</span>. In Proceedings of Design, Automation
and Test in Europe Conference (DATE'02), March 2002. </p>

<p class=MsoNormal><a href="Papers/pdpta02.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Power-Efficient Instruction
Fetch <span class=SpellE>Architecturte</span> for Superscalar Processors&quot; </span></a><br>
Anna-Maria <span class=SpellE>Badulescu</span> and Alex <span class=SpellE>Veidenbaum</span>,
Proc. Parallel and Distributed <span class=SpellE>Processign</span> Techniques
and <span class=SpellE>Architecures</span> (PDPTA02), June 25-27 2002 </p>

<p class=MsoNormal><br>
<a href="Papers/ishpc4.pdf"><span style='color:windowtext;text-decoration:none;
text-underline:none'>&quot;Integrated I-cache Way Predictor and Branch Target
Buffer to Reduce Energy Consumption&quot; </span></a><br>
<span class=SpellE>Weiyu</span> Tang, A. <span class=SpellE>Veidenbaum</span>,
Alex <span class=SpellE>Nicolau</span>, and Rajesh Gupta, 4th Int'l Symposium
on High-<span class=SpellE>Perfromance</span> Computing (ISHPC-IV), Nara,
Japan, May 2002 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3>2001 and prior </h3>

<p class=MsoNormal><a href="Papers/iwia01.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Energy Efficient Instruction
Cache for Wide-issue Processors&quot; </span></a>A <span class=SpellE>Badulescu</span>,
A. <span class=SpellE>Veidenbaum</span>, Int'l Workshop on Innovative
Architecture for Future Generation High-Performance Processors and Systems
(IWIA), Jan 2001 </p>

<p class=MsoNormal><a href="Papers/ics99.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Adapting Cache Line Size to
Application Behavior&quot; </span></a>Alexander V. <span class=SpellE><span
class=GramE>Veidenbaum</span></span><span class=GramE> ,</span> <span
class=SpellE>Weiyu</span> Tang, Rajesh Gupta, <span class=SpellE>Alexandru</span>
<span class=SpellE>Nicolau</span>, and <span class=SpellE>Xiaomei</span> <span
class=SpellE>Ji</span>. , Proc. 1999 Int'l Conference on Supercomputing
(ICS99), pp. 145-154, June 1999 </p>

<p class=MsoNormal><a href="Papers/IJHSC99.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Non-sequential Instruction
Cache <span class=SpellE>Prefetching</span> for Multiple-Issue
Processors&quot;, </span></a>Alex <span class=SpellE>Veidenbaum</span>, <span
class=SpellE>Qinbo</span> Zhao, and <span class=SpellE>Abduhl</span> <span
class=SpellE>Shameer</span>, International Journal of High-Speed Computing,
pp.115-140, Vol.10, No. 1., 1999 </p>

<p class=MsoNormal><a href="Papers/PC99.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Interconnection Network
Organization and its Impact on Performance and Cost of Shared Memory
Multiprocessors&quot;, </span></a>Sunil Kim and Alex <span class=SpellE>Veidenbaum</span>,
PARALLEL COMPUTING Journal, vol. 25, 1999, pp. 283-309. </p>

<p class=MsoNormal>&quot;An Integrated Hardware/Software Approach to Data <span
class=SpellE>Prefetching</span> for Shared-Memory Multiprocessors&quot;, Edward
H. <span class=SpellE>Gornish</span> and Alex <span class=SpellE>Veidenbaum</span>,
International Journal on Parallel Programming, pp. 323--332, volume 27(1),
1999. </p>

<p class=MsoNormal>&quot;<span class=GramE>On Interaction between
Interconnection Network Design and Latency Hiding Techniques in
Multiprocessors&quot;, Sunil Kim and Alex <span class=SpellE>Veidenbaum</span>.</span>
Accepted for publication in The Journal of Supercomputing, 1998 </p>

<p class=MsoNormal><a href="Papers/iwia97.pdf"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Decoupled Access DRAM <span
class=SpellE>Archiecture</span>&quot;, </span></a>Alex <span class=SpellE>Veidenbaum</span>
and Kyle <span class=SpellE>Gallivan</span>, in Innovative Architecture for
Future-Generation Processors and Systems, pp. 94-105, IEEE Computer Society
Press, 1998 </p>

<p class=MsoNormal><a href="Papers/prefetch96.ps"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Instruction
Cache <span class=SpellE>Prefetching</span> Using Multi-Level Branch
Prediction&quot;, </span></span></a><span class=GramE>Alex <span class=SpellE>Veidenbaum</span>,
Proc. <span class=SpellE>Intnl</span>.</span> Symposium on High-Performance
Computing, Springer-<span class=SpellE>Verlag</span> Lecture Notes in Computer
Science, pp. 51-71, Nov. 1997 </p>

<p class=MsoNormal><a href="Papers/pact97.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;The Effect of Limited Network
Bandwidth and its Utilization by Latency Hiding Techniques in Large-Scale
Shared Memory Systems&quot;, </span></a>Sunil Kim and Alex <span class=SpellE>Veidenbaum</span>,
<span class=SpellE>Proc.of</span> International Conference on Parallel
Architectures and Compilation Techniques (PACT'97), pp. 40-51, Nov. 1997 </p>

<p class=MsoNormal><a href="Papers/pact97.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Stride-directed <span
class=SpellE>Prefetching</span> for Secondary Caches&quot;, </span></a>Sunil
Kim and Alex <span class=SpellE>Veidenbaum</span>, Proc.1997 International
Conference on Parallel Processing, pp. 314-321, Aug. 1997 </p>

<p class=MsoNormal><a href="Papers/spaa95.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;On Shortest Path Routing in
Single-Stage Shuffle-Exchange Networks&quot;, </span></a>Sunil Kim and Alex <span
class=SpellE>Veidenbaum</span>, Proc. 7th ACM Symposium on Parallel Algorithms
and Architectures, July 1995 </p>

<p class=MsoNormal><a href="Papers/super94.ps"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Scalability
of the Cedar system&quot;, </span></span></a><span class=GramE>Stephen Turner
and Alex <span class=SpellE>Veidenbaum</span>, Proceedings of
Supercomputing'94, Nov. 1994.</span> </p>

<p class=MsoNormal><a href="Papers/icpp94.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;An Integrated Hardware/Software
Data <span class=SpellE>Prefetching</span> Scheme for Shared-Memory
Multiprocessors&quot;, </span></a>Edward H. <span class=SpellE>Gornish</span>
and Alex <span class=SpellE>Veidenbaum</span>, Proc. 1994 Int'l Conference on
Parallel Processing, Aug. 1994. </p>

<p class=MsoNormal><a href="Papers/cedar.ps"><span class=GramE><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;The
Cedar System and an Initial Performance Study&quot;, </span></span></a><span
class=GramE>David J. <span class=SpellE>Kuck</span> et al, Proc. 20th
International Symposium on Computer Architecture, May 1993.</span> </p>

<p class=MsoNormal><a href="Papers/icpp93.ps"><span style='color:windowtext;
text-decoration:none;text-underline:none'>&quot;Performance Evaluation of
Memory Caches in Multiprocessors&quot;, </span></a>Y<span class=GramE>.-</span>C.
Chen and Alex <span class=SpellE>Veidenbaum</span>, Proc. 1993 Int'l Conference
on Parallel Processing, Aug. 1993. </p>

<p class=MsoNormal>&quot;An Effective Write Policy for Software Coherence
Schemes&quot;, Y<span class=GramE>.-</span>C. Chen and Alex <span class=SpellE>Veidenbaum</span>,
Proceedings of Supercomputing'92, pp. 661-672, Nov. 1992. </p>

<p class=MsoNormal>&quot;Detecting Redundant Accesses to Array Data&quot;, <span
class=SpellE>Elana</span> <span class=SpellE>Granston</span> and Alex <span
class=SpellE>Veidenbaum</span>, Proc. Supercomputing'91, pp. 854-865, Nov.
1991. </p>

<p class=MsoNormal>&quot;Comparison and Analysis of Software and Directory
Coherence Schemes&quot;, Y<span class=GramE>.-</span>C. Chen and Alex <span
class=SpellE>Veidenbaum</span>, Proc. Supercomputing'91, pp. 818-829, Nov.
1991. </p>

<p class=MsoNormal><span class=GramE>&quot;The Organization of the Cedar
System&quot;, David J. <span class=SpellE>Kuck</span> et al, Proc. 1991 Int'l
Conference on Parallel Processing, Vol.</span> I, pp. 49-56, Aug. 1991. </p>

<p class=MsoNormal>&quot;Preliminary Performance Analysis of the Cedar
Multiprocessor Memory System&quot;, K. <span class=SpellE>Gallivan</span>, W. <span
class=SpellE>Jalby</span>, S. Turner, Alex <span class=SpellE>Veidenbaum</span>,
and H. <span class=SpellE>Wijshoff</span>, Proc. 1991 Int'l Conference on
Parallel Processing, Vol. I, pp. 71-75, Aug. 1991. </p>

<p class=MsoNormal>&quot;An Integrated Hardware/Software Solution for Effective
Management of Local Storage in High- Performance Systems&quot;, <span
class=SpellE>Elana</span> <span class=SpellE>Granston</span> and Alex <span
class=SpellE>Veidenbaum</span>, Proc. 1991 Int'l Conference on Parallel
Processing, Vol. II, pp. 83-90, Aug. 1991. </p>

<p class=MsoNormal>&quot;A Software Coherence Scheme with the Assistance of
Directories&quot;, Y<span class=GramE>.-</span>C. Chen and Alex <span
class=SpellE>Veidenbaum</span>, Proc. 1991 Int'l Conference on Supercomputing,
pp. 284-294, June 1991. </p>

</div>

</body>

</html>
