#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr  4 21:09:42 2025
# Process ID: 20792
# Current directory: C:/04 FPGA/full_adder_df/full_adder_df.runs/synth_1
# Command line: vivado.exe -log full_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_adder.tcl
# Log file: C:/04 FPGA/full_adder_df/full_adder_df.runs/synth_1/full_adder.vds
# Journal file: C:/04 FPGA/full_adder_df/full_adder_df.runs/synth_1\vivado.jou
# Running On: HazelTheCat, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16788 MB
#-----------------------------------------------------------
source full_adder.tcl -notrace
