# ğŸ“Œ 4-Bit ALU Physical Design Project using Synopsys Tools

---

## ğŸ“˜ 1. Introduction

This project involves the **RTL to GDSII implementation** of a 4-bit Arithmetic Logic Unit (ALU) using Synopsys tools like Design Compiler and ICC2.  
The ALU performs arithmetic and logical operations and is a fundamental building block of processors.

- âœ… Aimed at applying physical design knowledge in a hands-on project
- ğŸ¯ Objective: Complete synthesis and full backend flow of a 4-bit ALU

---

## ğŸ› ï¸ 2. Tools Used

- **Synopsys Design Compiler** â€“ For RTL Synthesis  
- **Synopsys ICC2** â€“ For Physical Design (floorplan to routing)  
- **File Types Used**:
  - `.v` â€“ Verilog RTL of 4-bit ALU  
  - `.lib` â€“ Standard cell library file  
  - `.sdc` â€“ Design constraints  
  - `.tcl` â€“ Synthesis and PD automation scripts  
- **Platform**: Linux-based VLSI server

---

## ğŸ§­ 3. Flow Summary

End-to-end flow followed in this project:

1. **RTL Design** â€“ Written in Verilog  
2. **Synthesis** â€“ Using Design Compiler (`.lib` + `.sdc`)  
3. **Floorplanning** â€“ Die/core settings, I/O placements  
4. **Power Planning** â€“ Creating rings and straps  
5. **Placement** â€“ Cell placement and legalization  
6. **Clock Tree Synthesis** â€“ Insertion of clock buffers  
7. **Routing** â€“ Full connection of nets  
8. **Signoff** â€“ Final analysis of area, timing, and power

---

## ğŸ’» 4. Key Commands / Scripts

All commands were written in `.tcl` scripts and executed in respective tool shells:

- ğŸ“ `scripts/dc_synthesis.tcl` â€“ Synthesis flow in Design Compiler  
- ğŸ“ `scripts/icc2_flow.tcl` â€“ Complete ICC2 flow (FP â†’ Signoff)  
- ğŸ“ `setup/` â€“ Contains `.lib`, `.sdc`, and environment setup files

---

## ğŸ“Š 5. Results

Final reports and graphical outputs:

- ğŸ“ `reports/` â€“ Timing, area, power (post-synthesis & post-route)  
- ğŸ“ `results/` â€“ Screenshots of floorplan, placement, routing

### ğŸ“Œ Summary (example values â€“ replace with your actual results):

| Metric           | Value     |
|------------------|-----------|
| Area             | 1234.56 ÂµmÂ² |
| Total Power      | 2.45 mW   |
| WNS              | 0.00 ns   |
| TNS              | 0.00 ns   |

---

## ğŸ§  6. Challenges & Learnings

- ğŸ” **Synthesis Warnings**: Resolved by fine-tuning the `.sdc`  
- ğŸ”Œ **Power Planning**: Learned the strategy to avoid IR drop  
- â±ï¸ **Timing Optimization**: Explored buffer insertion and net delay fixing  
- ğŸ¯ Key Learning: Understanding how each PD step affects performance and layout

---

## ğŸŒ± 7. Final Thoughts

This project helped me:

- Strengthen backend design skills using industry tools  
- Learn script-driven PD workflows  
- Build confidence in reporting and debugging timing/power issues  

### ğŸš€ What's Next?

- Automate the PD flow using Make/Python  
- Try different ALU widths or integrate with a processor  
- Explore formal verification and DRC/LVS in more detail

---
