$date
	Sun Oct 12 23:47:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pc_imen $end
$var wire 32 ! instruction_OUTPUT [31:0] $end
$var reg 32 " PC_INPUT [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 32 % PC_INPUT [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 32 & instruction_OUTPUT [31:0] $end
$var wire 32 ' current_pc [31:0] $end
$scope module U1 $end
$var wire 1 # clk $end
$var wire 32 ( next_pc [31:0] $end
$var wire 1 $ reset $end
$var reg 32 ) current_pc [31:0] $end
$upscope $end
$scope module U2 $end
$var wire 32 * addr [31:0] $end
$var wire 32 + instruction [31:0] $end
$upscope $end
$upscope $end
$scope task display_fields $end
$var reg 6 , opcode [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
b1000100001100000100000 +
b0 *
b0 )
b0 (
b0 '
b1000100001100000100000 &
b0 %
1$
0#
b0 "
b1000100001100000100000 !
$end
#5
1#
#10
0#
0$
#15
1#
#20
0#
b1 "
b1 %
b1 (
b0 ,
#25
b100001000010010000000000001010 !
b100001000010010000000000001010 &
b100001000010010000000000001010 +
b1 '
b1 )
b1 *
1#
#30
0#
b10 "
b10 %
b10 (
b1000 ,
#35
b10000000001000100001100000100000 !
b10000000001000100001100000100000 &
b10000000001000100001100000100000 +
b10 '
b10 )
b10 *
1#
#40
0#
b11 "
b11 %
b11 (
b100000 ,
#45
b1000000001000100001100000100000 !
b1000000001000100001100000100000 &
b1000000001000100001100000100000 +
b11 '
b11 )
b11 *
1#
#50
0#
b100 "
b100 %
b100 (
b10000 ,
#55
b100000001000100001100000100000 !
b100000001000100001100000100000 &
b100000001000100001100000100000 +
b100 '
b100 )
b100 *
1#
#60
0#
b101 "
b101 %
b101 (
b1000 ,
#65
b10000001000100001100000100000 !
b10000001000100001100000100000 &
b10000001000100001100000100000 +
b101 '
b101 )
b101 *
1#
#70
0#
b110 "
b110 %
b110 (
b100 ,
#75
b1000001000100001100000100000 !
b1000001000100001100000100000 &
b1000001000100001100000100000 +
b110 '
b110 )
b110 *
1#
#80
0#
b111 "
b111 %
b111 (
b10 ,
#85
b100001000100001100000100000 !
b100001000100001100000100000 &
b100001000100001100000100000 +
b111 '
b111 )
b111 *
1#
#90
0#
b1000 "
b1000 %
b1000 (
b1 ,
#95
b10001000100001100000100000 !
b10001000100001100000100000 &
b10001000100001100000100000 +
b1000 '
b1000 )
b1000 *
1#
#100
0#
b1001 "
b1001 %
b1001 (
b0 ,
#105
b1001000100001100000100000 !
b1001000100001100000100000 &
b1001000100001100000100000 +
b1001 '
b1001 )
b1001 *
1#
#110
0#
b1010 "
b1010 %
b1010 (
#115
b101000100001100000100000 !
b101000100001100000100000 &
b101000100001100000100000 +
b1010 '
b1010 )
b1010 *
1#
#120
0#
b1011 "
b1011 %
b1011 (
#125
b11000100001100000100000 !
b11000100001100000100000 &
b11000100001100000100000 +
b1011 '
b1011 )
b1011 *
1#
#130
0#
b1100 "
b1100 %
b1100 (
#135
b100001100000100000 !
b100001100000100000 &
b100001100000100000 +
b1100 '
b1100 )
b1100 *
1#
#140
0#
b1101 "
b1101 %
b1101 (
#145
b1100100001100000100000 !
b1100100001100000100000 &
b1100100001100000100000 +
b1101 '
b1101 )
b1101 *
1#
#150
0#
b1110 "
b1110 %
b1110 (
#155
b1010100001100000100000 !
b1010100001100000100000 &
b1010100001100000100000 +
b1110 '
b1110 )
b1110 *
1#
#160
0#
b1111 "
b1111 %
b1111 (
#165
b1001100001100000100000 !
b1001100001100000100000 &
b1001100001100000100000 +
b1111 '
b1111 )
b1111 *
1#
#170
0#
b10000 "
b10000 %
b10000 (
#175
b1000100001100000100000 !
b1000100001100000100000 &
b1000100001100000100000 +
b10000 '
b10000 )
b10000 *
1#
#180
0#
