Bellaouar, A., Fridi, A., Elmasry, M. I., and Itoh, K. 1998. Supply voltage scaling for temperature insensitive CMOS circuit operation. IEEE Trans. Circ. Syst.-II: Analog Digital Signal Process. 45, 3 (Mar.), 415--7.
J. M. Daga , E. Ottaviano , D. Auvergne, Temperature effect on delay for low voltage applications, Proceedings of the conference on Design, automation and test in Europe, p.680-685, February 23-26, 1998, Le Palais des CongrÃ©s de Paris, France
Filanovsky, I. M. and Allam, A. 2001. Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits. IEEE Trans. Circ. Syst.-I: Fundament. Theor. Appl. 48, 7 (July), 876--884.
Gerousis, V. 2003. Design and modeling challenges for 90 nm and 50 nm (invited paper). In Proc. Custom Integrated Circuits Conf. IEEE, 353--360.
Michael T. Goodrich, Efficient piecewise-linear function approximation using the uniform metric: (preliminary version), Proceedings of the tenth annual symposium on Computational geometry, p.322-331, June 06-08, 1994, Stony Brook, New York, USA[doi>10.1145/177424.178040]
S. L. Hakimi , E. F. Schmeichel, Fitting polygonal functions to a set of points in the plane, CVGIP: Graphical Models and Image Processing, v.53 n.2, p.132-136, March 1991[doi>10.1016/1049-9652(91)90056-P]
Kanda, K., Nose, K., Kawaguchi, H., and Sakurai, T. 2001. Design impact of positive temperature dependence on drain current in sub-1-V CMOS VLSIs. IEEE J. Solid-State Circ. 36, 10 (Oct.), 1559--1564.
Ethan Long , W. Robert Daasch , Robert Madge , Brady Benware, Detection of Temperature Sensitive Defects Using ZTC, Proceedings of the 22nd IEEE VLSI Test Symposium, p.185, April 25-29, 2004
Park, C., John, J. P., Klein, K., Teplik, J., Caravella, J., Whitfield, J., Papworth, K., and Cheng, S. 1995. Reversal of temperature dependence on integrated circuits operating at very low voltages. In Proceedings of the International Electron Devices Meeting. IEEE Computer Society Press, Los Alamitos, CA, 71--74.
Press, W. H., Teukolsky, S. A., Vetterling, W. T., and Flannery, B. P. 1999. Numerical Recipes in C. Cambridge University Press, Cambridge, U.K.
Sakurai, T. and Newton, A. R. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 2 (Apr.), 584--594.
