// Seed: 4145656819
module module_0 (
    output tri id_0,
    output wire id_1,
    output uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri id_13
);
  assign id_1 = 1 ? id_7 == id_10 : id_11 - 1'h0;
  logic id_15;
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    inout supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wand id_6,
    input uwire id_7,
    output supply0 id_8,
    output tri0 id_9,
    input wor id_10
    , id_19,
    input wor id_11,
    input supply0 id_12
    , id_20,
    input wand id_13,
    inout wand id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wand id_17
);
  logic id_21;
  xor primCall (id_9, id_16, id_14, id_21, id_2, id_19, id_5, id_0, id_17, id_12, id_1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_14,
      id_8,
      id_2,
      id_17,
      id_14,
      id_12,
      id_14,
      id_16,
      id_12,
      id_12,
      id_13,
      id_4
  );
endmodule
