Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/110down/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 5387c0e375e94d09b0c54a981caf0c86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot t_HW2_BDC_to_Binary_Converter_behav xil_defaultlib.t_HW2_BDC_to_Binary_Converter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HW2_BCD_to_Binary_Converter
Compiling module xil_defaultlib.t_HW2_BDC_to_Binary_Converter
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_HW2_BDC_to_Binary_Converter_behav
