Metric,Value
design__instance__count,405
design__instance__area,4628.19
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 120.0 75.0
design__core__bbox,5.52 5.44 114.08 68.0
design__io,51
design__die__area,9000
design__core__area,6791.51
design__instance__count__stdcell,405
design__instance__area__stdcell,4628.19
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.681466
design__instance__utilization__stdcell,0.681466
design__instance__count__class:buffer,34
design__instance__count__class:inverter,48
design__instance__count__class:sequential_cell,109
design__instance__count__class:multi_input_combinational_cell,102
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,651
design__instance__count__class:tap_cell,100
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,6483.57
design__violations,0
design__instance__count__class:timing_repair_buffer,12
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0007523891399614513
power__switching__total,0.0004952190793119371
power__leakage__total,6.512951511439269E-9
power__total,0.0012476147385314107
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-4.466580121078706
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.6576284147824425
timing__hold__ws__corner:nom_tt_025C_1v80,0.5795207810996515
timing__setup__ws__corner:nom_tt_025C_1v80,1.618932589365462
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.579521
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.618933
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,8
design__max_fanout_violation__count,1
design__max_cap_violation__count,1
clock__skew__worst_hold,-2.7522003233191583
clock__skew__worst_setup,1.5722732449899242
timing__hold__ws,0.39079518505142385
timing__setup__ws,0.966480700604039
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.390795
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.966481
timing__setup_r2r_vio__count,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,341
route__net__special,2
route__drc_errors__iter:1,224
route__wirelength__iter:1,7274
route__drc_errors__iter:2,35
route__wirelength__iter:2,7162
route__drc_errors__iter:3,47
route__wirelength__iter:3,7148
route__drc_errors__iter:4,1
route__wirelength__iter:4,7143
route__drc_errors__iter:5,0
route__wirelength__iter:5,7143
route__drc_errors,0
route__wirelength,7143
route__vias,1953
route__vias__singlecut,1953
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,225.46
timing__unannotated_net__count__corner:nom_tt_025C_1v80,5
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,8
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-8.611174239627658
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.960309192680211
timing__hold__ws__corner:nom_ss_100C_1v60,1.099824484837073
timing__setup__ws__corner:nom_ss_100C_1v60,0.9725491798282685
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.099824
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.972549
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.788491072529873
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.5872448249450246
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3966411200640732
timing__setup__ws__corner:nom_ff_n40C_1v95,1.8423465496876443
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.396641
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,1.842347
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,5
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-4.412797363531104
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.6357452522143676
timing__hold__ws__corner:min_tt_025C_1v80,0.5716410839818239
timing__setup__ws__corner:min_tt_025C_1v80,1.624075475627884
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.571641
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.624076
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,5
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-8.506006806333467
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.926726277503139
timing__hold__ws__corner:min_ss_100C_1v60,1.0856558181960896
timing__setup__ws__corner:min_ss_100C_1v60,0.9805718736757121
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.085656
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.980572
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.7522003233191583
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.5722732449899242
timing__hold__ws__corner:min_ff_n40C_1v95,0.39079518505142385
timing__setup__ws__corner:min_ff_n40C_1v95,1.8456108275169674
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.390795
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,1.845611
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,5
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-4.5202642908189326
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.680100217614821
timing__hold__ws__corner:max_tt_025C_1v80,0.587130471970254
timing__setup__ws__corner:max_tt_025C_1v80,1.6144065430329673
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.587130
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.614407
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,5
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,8
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-8.712607770739828
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.992380428144199
timing__hold__ws__corner:max_ss_100C_1v60,1.1162868723118031
timing__setup__ws__corner:max_ss_100C_1v60,0.966480700604039
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.116287
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.966481
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.822118174584574
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.6032319259294705
timing__hold__ws__corner:max_ff_n40C_1v95,0.40395243848836915
timing__setup__ws__corner:max_ff_n40C_1v95,1.8392383692199983
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.403952
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,1.839238
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,5
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,5
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79966
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000336611
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000497648
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000835579
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000497648
design_powergrid__voltage__worst,0.000497648
design_powergrid__voltage__worst__net:VPWR,1.79966
design_powergrid__drop__worst,0.000497648
design_powergrid__drop__worst__net:VPWR,0.000336611
design_powergrid__voltage__worst__net:VGND,0.000497648
design_powergrid__drop__worst__net:VGND,0.000497648
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000464999999999999986369410287512238255658303387463092803955078125
ir__drop__worst,0.0003370000000000000057141791298676025689928792417049407958984375
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
