$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_alu $end
   $var wire 8 # a [7:0] $end
   $var wire 8 $ b [7:0] $end
   $var wire 2 % opcode [1:0] $end
   $var wire 8 & result [7:0] $end
   $scope module dut $end
    $var wire 8 # a [7:0] $end
    $var wire 8 $ b [7:0] $end
    $var wire 2 % opcode [1:0] $end
    $var wire 8 & result [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00001010 #
b00000101 $
b00 %
b00001111 &
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
#31
#32
#33
#34
#35
#36
#37
#38
#39
#40
#41
#42
#43
#44
#45
#46
#47
#48
#49
