# ðŸŒŸ Week 2 â€“ BabySoC Fundamentals & Functional Modelling

![SoC](https://img.shields.io/badge/Topic-SoC%20Design-blue?style=for-the-badge)
![BabySoC](https://img.shields.io/badge/Learning-BabySoC-green?style=for-the-badge)
![Simulation](https://img.shields.io/badge/Tools-Icarus%20Verilog%20%7C%20GTKWave-orange?style=for-the-badge)

---

## ðŸ”¹ What is a System-on-Chip (SoC)?
A **System-on-Chip (SoC)** is like a **mini-computer inside one chip** ðŸ–¥ï¸.  
It combines multiple components that were once separate chips into a **single, compact, power-efficient IC**.

---

## ðŸ”¹ Components of a Typical SoC
1. **ðŸ§  CPU (Processor)**  
   - Executes instructions and controls the system.  
   - Example: ARM Cortex, RISC-V core.  

2. **ðŸ’¾ Memory**  
   - **ROM / Flash** â†’ permanent program storage.  
   - **RAM** â†’ temporary data storage for CPU.  

3. **âš¡ Peripherals**  
   - Interfaces to the outside world.  
   - Examples: UART, SPI, I2C, GPIO.  

4. **ðŸ›£ï¸ Interconnect (Bus / Network)**  
   - The â€œhighwayâ€ that connects CPU â†” Memory â†” Peripherals.  
   - Examples: AMBA, AXI, AHB.  

---

## ðŸ”¹ Why BabySoC?
ðŸ‘‰ **BabySoC** is a **simplified SoC model** for learning.  
- Only includes the **basic blocks** (CPU + small memory + a few peripherals).  
- Easy to understand without overwhelming complexity.  
- Like a **toy model car ðŸš—** you practice on before driving a real car.  

---

## ðŸ”¹ Functional Modelling
Before designing real hardware, we do **functional modelling**:

- ðŸ“œ **Describe behavior** in Verilog.  
- ðŸ–¥ï¸ **Simulate** with Icarus Verilog.  
- ðŸ“Š **View signals** using GTKWave.  

âœ… Helps ensure logical correctness **before RTL and physical design**.  

---

## ðŸ”¹ Why Functional Modelling is Important?
- âœ”ï¸ Detects errors early ðŸ”  
- âœ”ï¸ Saves time and cost ðŸ’°  
- âœ”ï¸ Ensures CPU â†” Memory â†” Peripherals work together ðŸ”—  
- âœ”ï¸ Builds strong foundation for RTL, synthesis, and physical design ðŸ—ï¸  

---

## ðŸ”¹ BabySoC Block Diagram

```mermaid
graph TD;
    CPU[ðŸ§  CPU] -->|Bus| MEM[ðŸ’¾ Memory];
    CPU[ðŸ§  CPU] -->|Bus| PERI[âš¡ Peripherals];
    MEM -->|Interconnect| PERI;

