$date
  Fri Mar 14 09:02:57 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module test_top $end
$var reg 1 ! clk $end
$var reg 1 " res $end
$var reg 1 # command $end
$var reg 1 $ serial_out $end
$var reg 4 % data_in[3:0] $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' res $end
$var reg 1 ( command $end
$var reg 4 ) data_in[3:0] $end
$var reg 1 * serial_out $end
$var reg 1 + start $end
$var reg 1 , busy $end
$scope module ser $end
$var reg 1 - clk $end
$var reg 1 . res $end
$var reg 1 / start $end
$var reg 4 0 data_in[3:0] $end
$var reg 1 1 serial_out $end
$var reg 1 2 busy $end
$comment present_state is not handled $end
$upscope $end
$scope module rec $end
$var reg 1 3 clk $end
$var reg 1 4 res $end
$var reg 1 5 command $end
$var reg 1 6 start $end
$var reg 1 7 busy $end
$comment present_state is not handled $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
b1011 %
1&
0'
0(
b1011 )
0*
0+
0,
1-
0.
0/
b1011 0
01
02
13
04
05
06
07
#5000000
0!
0&
0-
03
#10000000
1!
1&
1-
13
#15000000
0!
0&
0-
03
#20000000
1!
1&
1-
13
#25000000
0!
0&
0-
03
#30000000
1!
1&
1-
13
#35000000
0!
0&
0-
03
#40000000
1!
1&
1-
13
#45000000
0!
0&
0-
03
#50000000
1!
1&
1-
13
#55000000
0!
0&
0-
03
#60000000
1!
1&
1-
13
#65000000
0!
0&
0-
03
#70000000
1!
1&
1-
13
#75000000
0!
0&
0-
03
#80000000
1!
1&
1-
13
#85000000
0!
0&
0-
03
#90000000
1!
1&
1-
13
#95000000
0!
0&
0-
03
#100000000
1!
1"
1&
1'
1-
1.
13
14
#105000000
0!
0&
0-
03
#110000000
1!
1&
1-
13
#115000000
0!
0&
0-
03
#120000000
1!
1#
1&
1(
1-
13
15
#125000000
0!
0&
0-
03
#130000000
1!
1&
1-
13
#135000000
0!
0&
0-
03
#140000000
1!
0#
1&
0(
1-
13
05
#145000000
0!
0&
0-
03
