X86_64 Z6.2+sfence+po+po+WB+WC+WB
"SFencedWW Rfe PodRW Rfe PodRW Coe"
MT=x:WB y:WC z:WB
Cycle=Rfe PodRW Rfe PodRW Coe SFencedWW
Generator=diyone7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Rf Rf Co
Orig=SFencedWW Rfe PodRW Rfe PodRW Coe
Align=
{
}
 P0          | P1            | P2            ;
 movl $2,(x) | movl (y),%eax | movl (z),%eax ;
 sfence      | movl $1,(z)   | movl $1,(x)   ;
 movl $1,(y) |               |               ;
exists (x=2 /\ 1:rax=1 /\ 2:rax=1)
