#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 21 10:20:37 2022
# Process ID: 22589
# Current directory: /home/tomas/oscilloscope_fpga
# Command line: vivado
# Log file: /home/tomas/oscilloscope_fpga/vivado.log
# Journal file: /home/tomas/oscilloscope_fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tomas/oscilloscope_fpga/ext/helloWorld/helloWorld.xpr
INFO: [Project 1-313] Project file moved from '/home/tomas/Vivado/helloWorld' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 6675.715 ; gain = 222.906 ; free physical = 4051 ; free virtual = 16859
open_bd_design {/home/tomas/oscilloscope_fpga/ext/helloWorld/helloWorld.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file </home/tomas/oscilloscope_fpga/ext/helloWorld/helloWorld.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 6876.059 ; gain = 162.422 ; free physical = 3790 ; free virtual = 16619
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 10:26:00 2022...
