<html><body><samp><pre>
<!@TC:1517868774>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 17:12:54 2018

#Implementation: SPITEST_Implmnt

<a name=compilerReport18></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1517868775> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport19></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1517868775> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="D:\ICEcube2\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1517868775> | Setting time resolution to ps
@N: : <a href="D:\FPGA Code\SPI\testSPI2.vhd:231:7:231:22:@N::@XP_MSG">testSPI2.vhd(231)</a><!@TM:1517868775> | Top entity is set to SPI_TEST_MODULE.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:231:7:231:22:@N:CD630:@XP_MSG">testSPI2.vhd(231)</a><!@TM:1517868775> | Synthesizing work.spi_test_module.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:273:1:273:5:@W:CD279:@XP_MSG">testSPI2.vhd(273)</a><!@TM:1517868775> | Port busy of component spi_slave not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:307:1:307:4:@W:CD730:@XP_MSG">testSPI2.vhd(307)</a><!@TM:1517868775> | Component declaration has 11 ports but entity declares 10 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:307:1:307:4:@W:CD326:@XP_MSG">testSPI2.vhd(307)</a><!@TM:1517868775> | Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:282:8:282:14:@W:CD638:@XP_MSG">testSPI2.vhd(282)</a><!@TM:1517868775> | Signal action is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:284:8:284:12:@W:CD638:@XP_MSG">testSPI2.vhd(284)</a><!@TM:1517868775> | Signal done is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:286:8:286:12:@W:CD638:@XP_MSG">testSPI2.vhd(286)</a><!@TM:1517868775> | Signal busy is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:287:8:287:16:@W:CD638:@XP_MSG">testSPI2.vhd(287)</a><!@TM:1517868775> | Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:291:8:291:13:@W:CD638:@XP_MSG">testSPI2.vhd(291)</a><!@TM:1517868775> | Signal reset is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:292:8:292:14:@W:CD638:@XP_MSG">testSPI2.vhd(292)</a><!@TM:1517868775> | Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:29:7:29:16:@N:CD630:@XP_MSG">testSPI2.vhd(29)</a><!@TM:1517868775> | Synthesizing work.spi_slave.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:53:8:53:15:@W:CD638:@XP_MSG">testSPI2.vhd(53)</a><!@TM:1517868775> | Signal sending is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.spi_slave.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:134:7:134:12:@N:CD630:@XP_MSG">testSPI2.vhd(134)</a><!@TM:1517868775> | Synthesizing work.mypll.behavior.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:148:10:148:22:@W:CD280:@XP_MSG">testSPI2.vhd(148)</a><!@TM:1517868775> | Unbound component SB_PLL40_PAD mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:148:10:148:22:@N:CD630:@XP_MSG">testSPI2.vhd(148)</a><!@TM:1517868775> | Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:146:7:146:15:@W:CD638:@XP_MSG">testSPI2.vhd(146)</a><!@TM:1517868775> | Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CD638:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.mypll.behavior
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 0 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 1 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 2 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 3 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 4 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 5 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 6 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:147:7:147:18:@W:CL252:@XP_MSG">testSPI2.vhd(147)</a><!@TM:1517868775> | Bit 7 of signal openwirebus is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:146:7:146:15:@W:CL240:@XP_MSG">testSPI2.vhd(146)</a><!@TM:1517868775> | Signal openwire is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL167:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Input extfeedback of instance mypll_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL245:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL167:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Input latchinputvalue of instance mypll_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL167:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Input sdi of instance mypll_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:189:0:189:10:@W:CL167:@XP_MSG">testSPI2.vhd(189)</a><!@TM:1517868775> | Input sclk of instance mypll_inst is floating</font>
Post processing for work.spi_test_module.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:284:8:284:12:@W:CL240:@XP_MSG">testSPI2.vhd(284)</a><!@TM:1517868775> | Signal done is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:320:2:320:4:@N:CL189:@XP_MSG">testSPI2.vhd(320)</a><!@TM:1517868775> | Register bit sendData is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:320:2:320:4:@W:CL279:@XP_MSG">testSPI2.vhd(320)</a><!@TM:1517868775> | Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\FPGA Code\SPI\testSPI2.vhd:320:2:320:4:@N:CL189:@XP_MSG">testSPI2.vhd(320)</a><!@TM:1517868775> | Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:12:54 2018

###########################################################]
<a name=compilerReport20></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1517868775> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:12:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:12:55 2018

###########################################################]

@A: : <!@TM:1517868775> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport21_head></a>Linked File: <a href="D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_cck.srr:@XP_FILE">SPITEST_cck.srr</a>
Pre-mapping Report

# Mon Feb 05 17:12:55 2018

<a name=mapperReport24></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1517868775> | No constraint file specified. 
Linked File: <a href="D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt:@XP_FILE">SPITEST_scck.rpt</a>
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1517868775> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1517868775> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport25></a>Clock Summary</a>
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     26   
===================================================================================================================================


Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1517868775> | Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\fpga code\spi\testspi2.vhd:62:4:62:6:@N:BN362:@XP_MSG">testspi2.vhd(62)</a><!@TM:1517868775> | Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:12:55 2018

###########################################################]

</pre></samp></body></html>
