<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: IOM0_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_i_o_m0___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">IOM0_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>IO Peripheral Master (IOM0)  
 <a href="struct_i_o_m0___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a79b87610f3f33d184e620c93638f76ba"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a></td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622ade5f976529d1e4fe62b36fed2b41"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622ade5f976529d1e4fe62b36fed2b41"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a622ade5f976529d1e4fe62b36fed2b41">FIFO_b</a></td></tr>
<tr class="separator:a622ade5f976529d1e4fe62b36fed2b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b87610f3f33d184e620c93638f76ba"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a79b87610f3f33d184e620c93638f76ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2196af16a5f6b6105bed4cdbf43134"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_o_m0___type.html#adf2196af16a5f6b6105bed4cdbf43134">RESERVED</a> [63]</td></tr>
<tr class="separator:adf2196af16a5f6b6105bed4cdbf43134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03f4370fd5be149fef9b3fd8831c8e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae93672a2344798ac6180299578344dc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae93672a2344798ac6180299578344dc9">FIFOPTR</a></td></tr>
<tr class="separator:ae93672a2344798ac6180299578344dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2403e868e37a49b835755f900e5a39"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a57022b0fabab368fd9cf9087fbab0ea3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a57022b0fabab368fd9cf9087fbab0ea3">FIFO0SIZ</a>: 8</td></tr>
<tr class="separator:a57022b0fabab368fd9cf9087fbab0ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcb74db3bd86ee13d48c5b1a309d663"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aebcb74db3bd86ee13d48c5b1a309d663">FIFO0REM</a>: 8</td></tr>
<tr class="separator:aebcb74db3bd86ee13d48c5b1a309d663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9ac01d075065053f3db7466b9ba21e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6f9ac01d075065053f3db7466b9ba21e">FIFO1SIZ</a>: 8</td></tr>
<tr class="separator:a6f9ac01d075065053f3db7466b9ba21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2452b09bffb13a3069177fa2222302f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a2452b09bffb13a3069177fa2222302f8">FIFO1REM</a>: 8</td></tr>
<tr class="separator:a2452b09bffb13a3069177fa2222302f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2403e868e37a49b835755f900e5a39"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#abc2403e868e37a49b835755f900e5a39">FIFOPTR_b</a></td></tr>
<tr class="separator:abc2403e868e37a49b835755f900e5a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03f4370fd5be149fef9b3fd8831c8e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8d03f4370fd5be149fef9b3fd8831c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3a9acbc9c192682741ff6266d4b90c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a438a130ed2300ae0ab99fe98d7f4929b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a438a130ed2300ae0ab99fe98d7f4929b">FIFOTHR</a></td></tr>
<tr class="separator:a438a130ed2300ae0ab99fe98d7f4929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c69bb8e2162cd73d7f9c8f8abb23973"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afeb7a704da73cd313d9a8338287219ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afeb7a704da73cd313d9a8338287219ab">FIFORTHR</a>: 6</td></tr>
<tr class="separator:afeb7a704da73cd313d9a8338287219ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f110622232f2b34817b2d7b3abd045"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ad6f110622232f2b34817b2d7b3abd045">FIFOWTHR</a>: 6</td></tr>
<tr class="separator:ad6f110622232f2b34817b2d7b3abd045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 18</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c69bb8e2162cd73d7f9c8f8abb23973"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a8c69bb8e2162cd73d7f9c8f8abb23973">FIFOTHR_b</a></td></tr>
<tr class="separator:a8c69bb8e2162cd73d7f9c8f8abb23973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3a9acbc9c192682741ff6266d4b90c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acc3a9acbc9c192682741ff6266d4b90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850bb26a24077a370cff1ce19d03fd1a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a89af156626793ff9d92e4de7381b379a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a89af156626793ff9d92e4de7381b379a">FIFOPOP</a></td></tr>
<tr class="separator:a89af156626793ff9d92e4de7381b379a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbef70209e5825cd01f1257463926071"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab95a9a95b6152c9c76f3ea42e0ed217e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab95a9a95b6152c9c76f3ea42e0ed217e">FIFODOUT</a>: 32</td></tr>
<tr class="separator:ab95a9a95b6152c9c76f3ea42e0ed217e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbef70209e5825cd01f1257463926071"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afbef70209e5825cd01f1257463926071">FIFOPOP_b</a></td></tr>
<tr class="separator:afbef70209e5825cd01f1257463926071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850bb26a24077a370cff1ce19d03fd1a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a850bb26a24077a370cff1ce19d03fd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f10c242213d763b82a638180b2f7bf1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9e1f73212a5eda7052fd3db4e466a9a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9e1f73212a5eda7052fd3db4e466a9a1">FIFOPUSH</a></td></tr>
<tr class="separator:a9e1f73212a5eda7052fd3db4e466a9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f62a4dcfafa162eca1507a0ad6b7ab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af771d22d662439d902b7c91a81c40b6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af771d22d662439d902b7c91a81c40b6d">FIFODIN</a>: 32</td></tr>
<tr class="separator:af771d22d662439d902b7c91a81c40b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f62a4dcfafa162eca1507a0ad6b7ab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af7f62a4dcfafa162eca1507a0ad6b7ab">FIFOPUSH_b</a></td></tr>
<tr class="separator:af7f62a4dcfafa162eca1507a0ad6b7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f10c242213d763b82a638180b2f7bf1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2f10c242213d763b82a638180b2f7bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7b0687eaa921c03bba34da5f73ce21"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afe229791dd82cf47b1ebd654c3baa430"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afe229791dd82cf47b1ebd654c3baa430">FIFOCTRL</a></td></tr>
<tr class="separator:afe229791dd82cf47b1ebd654c3baa430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceee16d912c2b27912b56073001cc7e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab61bf4be6e4fbca46a3ed7cf28cfed01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab61bf4be6e4fbca46a3ed7cf28cfed01">POPWR</a>: 1</td></tr>
<tr class="separator:ab61bf4be6e4fbca46a3ed7cf28cfed01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f2ebd990a7c2bcae7ce6373b716c2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a13f2ebd990a7c2bcae7ce6373b716c2d">FIFORSTN</a>: 1</td></tr>
<tr class="separator:a13f2ebd990a7c2bcae7ce6373b716c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceee16d912c2b27912b56073001cc7e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a0ceee16d912c2b27912b56073001cc7e">FIFOCTRL_b</a></td></tr>
<tr class="separator:a0ceee16d912c2b27912b56073001cc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7b0687eaa921c03bba34da5f73ce21"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1a7b0687eaa921c03bba34da5f73ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637b408a9dedb88a3b65e4e2c46c98dc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ea208a3722268d9dc27612a4468398e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1ea208a3722268d9dc27612a4468398e">FIFOLOC</a></td></tr>
<tr class="separator:a1ea208a3722268d9dc27612a4468398e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698766177d0a670f465686dd47b72ef8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac95edc789e513c6cd0f272c6b928c1b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac95edc789e513c6cd0f272c6b928c1b0">FIFOWPTR</a>: 4</td></tr>
<tr class="separator:ac95edc789e513c6cd0f272c6b928c1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f25e74909b2b75dbda26d5d02472b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a50f25e74909b2b75dbda26d5d02472b4">FIFORPTR</a>: 4</td></tr>
<tr class="separator:a50f25e74909b2b75dbda26d5d02472b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 20</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698766177d0a670f465686dd47b72ef8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a698766177d0a670f465686dd47b72ef8">FIFOLOC_b</a></td></tr>
<tr class="separator:a698766177d0a670f465686dd47b72ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637b408a9dedb88a3b65e4e2c46c98dc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a637b408a9dedb88a3b65e4e2c46c98dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ab4aff8fc7452fdbb41389dedfa872"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a89d7e4ba556560a504c6c1e3a0938acc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a89d7e4ba556560a504c6c1e3a0938acc">CLKCFG</a></td></tr>
<tr class="separator:a89d7e4ba556560a504c6c1e3a0938acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9549cea371e9f5a19792817e60c67f71"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3dbc1decf288d18a796dc2e5152c170a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3dbc1decf288d18a796dc2e5152c170a">IOCLKEN</a>: 1</td></tr>
<tr class="separator:a3dbc1decf288d18a796dc2e5152c170a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 7</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed31e9faba5a0af3ba2bc3a59e8214d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a0ed31e9faba5a0af3ba2bc3a59e8214d">FSEL</a>: 3</td></tr>
<tr class="separator:a0ed31e9faba5a0af3ba2bc3a59e8214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6306e075b494067f5c125a1d6cf8d6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa6306e075b494067f5c125a1d6cf8d6e">DIV3</a>: 1</td></tr>
<tr class="separator:aa6306e075b494067f5c125a1d6cf8d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96902986ac15027087b7cfb25785097"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae96902986ac15027087b7cfb25785097">DIVEN</a>: 1</td></tr>
<tr class="separator:ae96902986ac15027087b7cfb25785097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740c727f0a97e67efd658d1bb3289eb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a740c727f0a97e67efd658d1bb3289eb3">LOWPER</a>: 8</td></tr>
<tr class="separator:a740c727f0a97e67efd658d1bb3289eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c21140b0171f0899917a6b08ee13e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a52c21140b0171f0899917a6b08ee13e7">TOTPER</a>: 8</td></tr>
<tr class="separator:a52c21140b0171f0899917a6b08ee13e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9549cea371e9f5a19792817e60c67f71"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9549cea371e9f5a19792817e60c67f71">CLKCFG_b</a></td></tr>
<tr class="separator:a9549cea371e9f5a19792817e60c67f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ab4aff8fc7452fdbb41389dedfa872"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af1ab4aff8fc7452fdbb41389dedfa872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad671e91e9a27d8f74c2e9a1946664e77"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4f97bc23ec6fdee8613c4cebf64b2cfa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a4f97bc23ec6fdee8613c4cebf64b2cfa">SUBMODCTRL</a></td></tr>
<tr class="separator:a4f97bc23ec6fdee8613c4cebf64b2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbce8507800a6b105640a2c2d9cc82d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2dd06c7978e06a86504cd40f1fc8ffe8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a2dd06c7978e06a86504cd40f1fc8ffe8">SMOD0EN</a>: 1</td></tr>
<tr class="separator:a2dd06c7978e06a86504cd40f1fc8ffe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7b99e11f5d97a0ca17477b53363e7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afb7b99e11f5d97a0ca17477b53363e7f">SMOD0TYPE</a>: 3</td></tr>
<tr class="separator:afb7b99e11f5d97a0ca17477b53363e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183a0354a3abf3739074af61cb0008e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a183a0354a3abf3739074af61cb0008e4">SMOD1EN</a>: 1</td></tr>
<tr class="separator:a183a0354a3abf3739074af61cb0008e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c883d2100161146e08b96b9da11f8ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a7c883d2100161146e08b96b9da11f8ea">SMOD1TYPE</a>: 3</td></tr>
<tr class="separator:a7c883d2100161146e08b96b9da11f8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cd8e36f89e4a305829313b760a683c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac5cd8e36f89e4a305829313b760a683c">SMOD2EN</a>: 1</td></tr>
<tr class="separator:ac5cd8e36f89e4a305829313b760a683c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd2c0d237d49781722d2e9eb863e348"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a7dd2c0d237d49781722d2e9eb863e348">SMOD2TYPE</a>: 3</td></tr>
<tr class="separator:a7dd2c0d237d49781722d2e9eb863e348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbce8507800a6b105640a2c2d9cc82d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a8dbce8507800a6b105640a2c2d9cc82d">SUBMODCTRL_b</a></td></tr>
<tr class="separator:a8dbce8507800a6b105640a2c2d9cc82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad671e91e9a27d8f74c2e9a1946664e77"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad671e91e9a27d8f74c2e9a1946664e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a63ac523f2356a48ae2cbc7e8836a4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a38392e124566b8272c3a5ea9b792b2d4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a38392e124566b8272c3a5ea9b792b2d4">CMD</a></td></tr>
<tr class="separator:a38392e124566b8272c3a5ea9b792b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf3a8c8ff98a744b28b168ea306ebb4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a38392e124566b8272c3a5ea9b792b2d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a38392e124566b8272c3a5ea9b792b2d4">CMD</a>: 4</td></tr>
<tr class="separator:a38392e124566b8272c3a5ea9b792b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee4a715d707fad4c48d8db3ecb31377"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a7ee4a715d707fad4c48d8db3ecb31377">OFFSETCNT</a>: 3</td></tr>
<tr class="separator:a7ee4a715d707fad4c48d8db3ecb31377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea10c3e67f3bc39c770639580ee047f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6ea10c3e67f3bc39c770639580ee047f">CONT</a>: 1</td></tr>
<tr class="separator:a6ea10c3e67f3bc39c770639580ee047f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf1c3a01cfd07c147afa5fa57ac0111"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1cf1c3a01cfd07c147afa5fa57ac0111">TSIZE</a>: 12</td></tr>
<tr class="separator:a1cf1c3a01cfd07c147afa5fa57ac0111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ec165395aedce7a2d26d82c529af84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab7ec165395aedce7a2d26d82c529af84">CMDSEL</a>: 2</td></tr>
<tr class="separator:ab7ec165395aedce7a2d26d82c529af84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8471e88cc0081e4897b76653e66b0fa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a8471e88cc0081e4897b76653e66b0fa7">OFFSETLO</a>: 8</td></tr>
<tr class="separator:a8471e88cc0081e4897b76653e66b0fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf3a8c8ff98a744b28b168ea306ebb4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5cf3a8c8ff98a744b28b168ea306ebb4">CMD_b</a></td></tr>
<tr class="separator:a5cf3a8c8ff98a744b28b168ea306ebb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a63ac523f2356a48ae2cbc7e8836a4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a02a63ac523f2356a48ae2cbc7e8836a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dc67b6eec6c2e21e9001a0b3906ea9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a99ed3bb94a3f50c335a8d9c4c10d310e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a99ed3bb94a3f50c335a8d9c4c10d310e">DCXCTRL</a></td></tr>
<tr class="separator:a99ed3bb94a3f50c335a8d9c4c10d310e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5047b3d20ee6372b17d3ae6ae57f27b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae1ca93b23cde8a8c373ff440cc287beb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae1ca93b23cde8a8c373ff440cc287beb">DCXSEL</a>: 4</td></tr>
<tr class="separator:ae1ca93b23cde8a8c373ff440cc287beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc76490ddf8ee6b79f5c95a8b1e4a56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a4dc76490ddf8ee6b79f5c95a8b1e4a56">DCXEN</a>: 1</td></tr>
<tr class="separator:a4dc76490ddf8ee6b79f5c95a8b1e4a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5047b3d20ee6372b17d3ae6ae57f27b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ad5047b3d20ee6372b17d3ae6ae57f27b">DCXCTRL_b</a></td></tr>
<tr class="separator:ad5047b3d20ee6372b17d3ae6ae57f27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dc67b6eec6c2e21e9001a0b3906ea9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac4dc67b6eec6c2e21e9001a0b3906ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2705da1332a2dd3300c028e0f9a20397"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a94c72f37a471171f51f87ec45cffcb47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a94c72f37a471171f51f87ec45cffcb47">OFFSETHI</a></td></tr>
<tr class="separator:a94c72f37a471171f51f87ec45cffcb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab128983eba107742f4fd3aede2dd1f9f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a94c72f37a471171f51f87ec45cffcb47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a94c72f37a471171f51f87ec45cffcb47">OFFSETHI</a>: 32</td></tr>
<tr class="separator:a94c72f37a471171f51f87ec45cffcb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab128983eba107742f4fd3aede2dd1f9f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab128983eba107742f4fd3aede2dd1f9f">OFFSETHI_b</a></td></tr>
<tr class="separator:ab128983eba107742f4fd3aede2dd1f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2705da1332a2dd3300c028e0f9a20397"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2705da1332a2dd3300c028e0f9a20397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad531a77527db209c03285efbf5a7ce20"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa39ed5576cf74a8b12378a279b0b693f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa39ed5576cf74a8b12378a279b0b693f">CMDSTAT</a></td></tr>
<tr class="separator:aa39ed5576cf74a8b12378a279b0b693f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9635fda117d972ae179f0cea27d522d5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa7cacfbe29805d97d208ee9f29ce496f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa7cacfbe29805d97d208ee9f29ce496f">CCMD</a>: 5</td></tr>
<tr class="separator:aa7cacfbe29805d97d208ee9f29ce496f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39ed5576cf74a8b12378a279b0b693f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa39ed5576cf74a8b12378a279b0b693f">CMDSTAT</a>: 3</td></tr>
<tr class="separator:aa39ed5576cf74a8b12378a279b0b693f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19e5d491f869f1cfdebd58b4158a06a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae19e5d491f869f1cfdebd58b4158a06a">CTSIZE</a>: 12</td></tr>
<tr class="separator:ae19e5d491f869f1cfdebd58b4158a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9635fda117d972ae179f0cea27d522d5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9635fda117d972ae179f0cea27d522d5">CMDSTAT_b</a></td></tr>
<tr class="separator:a9635fda117d972ae179f0cea27d522d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad531a77527db209c03285efbf5a7ce20"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad531a77527db209c03285efbf5a7ce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef295a6f62b1523d29f739ef65a9836"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_o_m0___type.html#a7ef295a6f62b1523d29f739ef65a9836">RESERVED1</a> [52]</td></tr>
<tr class="separator:a7ef295a6f62b1523d29f739ef65a9836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165f48241f35bde3e1b4db775108ace1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13cf37e4f06228df130d4ee78e8367ec"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff10d264b5bbedd11486df3a05ec349"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1ff10d264b5bbedd11486df3a05ec349">FUNDFL</a>: 1</td></tr>
<tr class="separator:a1ff10d264b5bbedd11486df3a05ec349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f16cb8e3a570270f5d86115c99714b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a46f16cb8e3a570270f5d86115c99714b">FOVFL</a>: 1</td></tr>
<tr class="separator:a46f16cb8e3a570270f5d86115c99714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5fa2aa4a3325d3aa4c037f62214f582d">NAK</a>: 1</td></tr>
<tr class="separator:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5818acd8cf5697300a9706dd613d99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adf5818acd8cf5697300a9706dd613d99">IACC</a>: 1</td></tr>
<tr class="separator:adf5818acd8cf5697300a9706dd613d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#acaf7b9197701869202b6c5ad24ea3ba5">ICMD</a>: 1</td></tr>
<tr class="separator:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9fa7a98884b05081e75f4e74bd2d94fd">START</a>: 1</td></tr>
<tr class="separator:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af463986e07cb52401dc51a2c0a7fd713"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af463986e07cb52401dc51a2c0a7fd713">STOP</a>: 1</td></tr>
<tr class="separator:af463986e07cb52401dc51a2c0a7fd713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475175efb0232f634219b0bdff0c0bb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a475175efb0232f634219b0bdff0c0bb8">ARB</a>: 1</td></tr>
<tr class="separator:a475175efb0232f634219b0bdff0c0bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13cf37e4f06228df130d4ee78e8367ec"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a13cf37e4f06228df130d4ee78e8367ec">INTEN_b</a></td></tr>
<tr class="separator:a13cf37e4f06228df130d4ee78e8367ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165f48241f35bde3e1b4db775108ace1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a165f48241f35bde3e1b4db775108ace1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cb668419351439a8ac6b9796bad59e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a23863fb22ffc93e7760c69cbe82777"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff10d264b5bbedd11486df3a05ec349"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1ff10d264b5bbedd11486df3a05ec349">FUNDFL</a>: 1</td></tr>
<tr class="separator:a1ff10d264b5bbedd11486df3a05ec349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f16cb8e3a570270f5d86115c99714b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a46f16cb8e3a570270f5d86115c99714b">FOVFL</a>: 1</td></tr>
<tr class="separator:a46f16cb8e3a570270f5d86115c99714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5fa2aa4a3325d3aa4c037f62214f582d">NAK</a>: 1</td></tr>
<tr class="separator:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5818acd8cf5697300a9706dd613d99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adf5818acd8cf5697300a9706dd613d99">IACC</a>: 1</td></tr>
<tr class="separator:adf5818acd8cf5697300a9706dd613d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#acaf7b9197701869202b6c5ad24ea3ba5">ICMD</a>: 1</td></tr>
<tr class="separator:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9fa7a98884b05081e75f4e74bd2d94fd">START</a>: 1</td></tr>
<tr class="separator:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af463986e07cb52401dc51a2c0a7fd713"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af463986e07cb52401dc51a2c0a7fd713">STOP</a>: 1</td></tr>
<tr class="separator:af463986e07cb52401dc51a2c0a7fd713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475175efb0232f634219b0bdff0c0bb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a475175efb0232f634219b0bdff0c0bb8">ARB</a>: 1</td></tr>
<tr class="separator:a475175efb0232f634219b0bdff0c0bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a23863fb22ffc93e7760c69cbe82777"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3a23863fb22ffc93e7760c69cbe82777">INTSTAT_b</a></td></tr>
<tr class="separator:a3a23863fb22ffc93e7760c69cbe82777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cb668419351439a8ac6b9796bad59e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a37cb668419351439a8ac6b9796bad59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff68acf7d2f259083f67e3fa950d9cf5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f033d1827b859ea6ad6d3b3a4119df"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff10d264b5bbedd11486df3a05ec349"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1ff10d264b5bbedd11486df3a05ec349">FUNDFL</a>: 1</td></tr>
<tr class="separator:a1ff10d264b5bbedd11486df3a05ec349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f16cb8e3a570270f5d86115c99714b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a46f16cb8e3a570270f5d86115c99714b">FOVFL</a>: 1</td></tr>
<tr class="separator:a46f16cb8e3a570270f5d86115c99714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5fa2aa4a3325d3aa4c037f62214f582d">NAK</a>: 1</td></tr>
<tr class="separator:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5818acd8cf5697300a9706dd613d99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adf5818acd8cf5697300a9706dd613d99">IACC</a>: 1</td></tr>
<tr class="separator:adf5818acd8cf5697300a9706dd613d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#acaf7b9197701869202b6c5ad24ea3ba5">ICMD</a>: 1</td></tr>
<tr class="separator:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9fa7a98884b05081e75f4e74bd2d94fd">START</a>: 1</td></tr>
<tr class="separator:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af463986e07cb52401dc51a2c0a7fd713"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af463986e07cb52401dc51a2c0a7fd713">STOP</a>: 1</td></tr>
<tr class="separator:af463986e07cb52401dc51a2c0a7fd713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475175efb0232f634219b0bdff0c0bb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a475175efb0232f634219b0bdff0c0bb8">ARB</a>: 1</td></tr>
<tr class="separator:a475175efb0232f634219b0bdff0c0bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f033d1827b859ea6ad6d3b3a4119df"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a51f033d1827b859ea6ad6d3b3a4119df">INTCLR_b</a></td></tr>
<tr class="separator:a51f033d1827b859ea6ad6d3b3a4119df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff68acf7d2f259083f67e3fa950d9cf5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aff68acf7d2f259083f67e3fa950d9cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe91dcbf82f0b9f8a8dd28b90e3ab52"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946ebc13581cafc1ca50aeeebd7aa703"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff10d264b5bbedd11486df3a05ec349"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1ff10d264b5bbedd11486df3a05ec349">FUNDFL</a>: 1</td></tr>
<tr class="separator:a1ff10d264b5bbedd11486df3a05ec349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f16cb8e3a570270f5d86115c99714b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a46f16cb8e3a570270f5d86115c99714b">FOVFL</a>: 1</td></tr>
<tr class="separator:a46f16cb8e3a570270f5d86115c99714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5fa2aa4a3325d3aa4c037f62214f582d">NAK</a>: 1</td></tr>
<tr class="separator:a5fa2aa4a3325d3aa4c037f62214f582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5818acd8cf5697300a9706dd613d99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adf5818acd8cf5697300a9706dd613d99">IACC</a>: 1</td></tr>
<tr class="separator:adf5818acd8cf5697300a9706dd613d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#acaf7b9197701869202b6c5ad24ea3ba5">ICMD</a>: 1</td></tr>
<tr class="separator:acaf7b9197701869202b6c5ad24ea3ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9fa7a98884b05081e75f4e74bd2d94fd">START</a>: 1</td></tr>
<tr class="separator:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af463986e07cb52401dc51a2c0a7fd713"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af463986e07cb52401dc51a2c0a7fd713">STOP</a>: 1</td></tr>
<tr class="separator:af463986e07cb52401dc51a2c0a7fd713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475175efb0232f634219b0bdff0c0bb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a475175efb0232f634219b0bdff0c0bb8">ARB</a>: 1</td></tr>
<tr class="separator:a475175efb0232f634219b0bdff0c0bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946ebc13581cafc1ca50aeeebd7aa703"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a946ebc13581cafc1ca50aeeebd7aa703">INTSET_b</a></td></tr>
<tr class="separator:a946ebc13581cafc1ca50aeeebd7aa703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe91dcbf82f0b9f8a8dd28b90e3ab52"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0fe91dcbf82f0b9f8a8dd28b90e3ab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8961b0d067279620b8dbb285d28a2b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a91e460213bd6a57db68ec799cab611b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a91e460213bd6a57db68ec799cab611b6">DMATRIGEN</a></td></tr>
<tr class="separator:a91e460213bd6a57db68ec799cab611b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accffa5f61e965a5b56086223643a0946"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2b1349052222ffd6be50c4b992d82f26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a2b1349052222ffd6be50c4b992d82f26">DCMDCMPEN</a>: 1</td></tr>
<tr class="separator:a2b1349052222ffd6be50c4b992d82f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4db165a6ea71dfa134fbae8103e6346"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab4db165a6ea71dfa134fbae8103e6346">DTHREN</a>: 1</td></tr>
<tr class="separator:ab4db165a6ea71dfa134fbae8103e6346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accffa5f61e965a5b56086223643a0946"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#accffa5f61e965a5b56086223643a0946">DMATRIGEN_b</a></td></tr>
<tr class="separator:accffa5f61e965a5b56086223643a0946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8961b0d067279620b8dbb285d28a2b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1c8961b0d067279620b8dbb285d28a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e4266939b29cb871abe59c72d29d44"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adbb0256b10cde8fc4329f9541dee0210"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adbb0256b10cde8fc4329f9541dee0210">DMATRIGSTAT</a></td></tr>
<tr class="separator:adbb0256b10cde8fc4329f9541dee0210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f19a0a383959b787f261a87f0690f9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa82381bd0d3c3dc700f7c6c39b458ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aaa82381bd0d3c3dc700f7c6c39b458ee">DCMDCMP</a>: 1</td></tr>
<tr class="separator:aaa82381bd0d3c3dc700f7c6c39b458ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e66bdb2923c5e77e634c3ae3e4bd8d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a2e66bdb2923c5e77e634c3ae3e4bd8d5">DTHR</a>: 1</td></tr>
<tr class="separator:a2e66bdb2923c5e77e634c3ae3e4bd8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5863aa5a41ff496cf2e46f732fda58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1e5863aa5a41ff496cf2e46f732fda58">DTOTCMP</a>: 1</td></tr>
<tr class="separator:a1e5863aa5a41ff496cf2e46f732fda58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f19a0a383959b787f261a87f0690f9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae0f19a0a383959b787f261a87f0690f9">DMATRIGSTAT_b</a></td></tr>
<tr class="separator:ae0f19a0a383959b787f261a87f0690f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e4266939b29cb871abe59c72d29d44"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a61e4266939b29cb871abe59c72d29d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb540b7fe865103f9f5ed5a33bcc40d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a8c05b251df0f61b4eb7cb1a4a67cde57">DMACFG</a></td></tr>
<tr class="separator:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53df0c9a0e0361091d36554dbbf3ac2a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa6a5c08428a102eb6b8b0a27076c474e">DMAEN</a>: 1</td></tr>
<tr class="separator:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab590054ed24f0f1cdbf5eb67cea38a62">DMADIR</a>: 1</td></tr>
<tr class="separator:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3468774c0e59b6fd41c7daf5254b2302"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3468774c0e59b6fd41c7daf5254b2302">DMAPRI</a>: 1</td></tr>
<tr class="separator:a3468774c0e59b6fd41c7daf5254b2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8cadb489eafff7fb1626bc1a0f58e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a55f8cadb489eafff7fb1626bc1a0f58e">DPWROFF</a>: 1</td></tr>
<tr class="separator:a55f8cadb489eafff7fb1626bc1a0f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 22</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53df0c9a0e0361091d36554dbbf3ac2a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a53df0c9a0e0361091d36554dbbf3ac2a">DMACFG_b</a></td></tr>
<tr class="separator:a53df0c9a0e0361091d36554dbbf3ac2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb540b7fe865103f9f5ed5a33bcc40d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6eb540b7fe865103f9f5ed5a33bcc40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8b14d542ea351ef57310a2c42e0994"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab4ae122be6202e97102e4ccfb3efb0dc">DMATOTCOUNT</a></td></tr>
<tr class="separator:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e7348aa9ef3dd8a9886b4772ae1d36"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#affa33fd1a216c72e9f3abdad6f577e9f">TOTCOUNT</a>: 12</td></tr>
<tr class="separator:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e7348aa9ef3dd8a9886b4772ae1d36"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a07e7348aa9ef3dd8a9886b4772ae1d36">DMATOTCOUNT_b</a></td></tr>
<tr class="separator:a07e7348aa9ef3dd8a9886b4772ae1d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8b14d542ea351ef57310a2c42e0994"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3b8b14d542ea351ef57310a2c42e0994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebef2d722b84adacedacafb2f9c59be"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5f28d006b45035ef5b3e27b8a01ad416">DMATARGADDR</a></td></tr>
<tr class="separator:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdc7fed3acaa354d02f37437829362b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4f2da104e0f9f321ab609375f7ef84f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a4f2da104e0f9f321ab609375f7ef84f9">TARGADDR</a>: 29</td></tr>
<tr class="separator:a4f2da104e0f9f321ab609375f7ef84f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdc7fed3acaa354d02f37437829362b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3bdc7fed3acaa354d02f37437829362b">DMATARGADDR_b</a></td></tr>
<tr class="separator:a3bdc7fed3acaa354d02f37437829362b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebef2d722b84adacedacafb2f9c59be"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acebef2d722b84adacedacafb2f9c59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53b81fc14f6fa539237cffc787ecc7f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a0bee0573c3bff963f74ceb8f5cb0f3e4">DMASTAT</a></td></tr>
<tr class="separator:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4f44eacd6f7689c16f41da927e649b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a619e7d86aa6b463d6fd598e49ffac412"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a619e7d86aa6b463d6fd598e49ffac412">DMATIP</a>: 1</td></tr>
<tr class="separator:a619e7d86aa6b463d6fd598e49ffac412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ad9f2defb77214ab81e5879a2752a5cf8">DMACPL</a>: 1</td></tr>
<tr class="separator:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac4e3e7724ffa375d9bd06133cd5a58b8">DMAERR</a>: 1</td></tr>
<tr class="separator:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4f44eacd6f7689c16f41da927e649b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9d4f44eacd6f7689c16f41da927e649b">DMASTAT_b</a></td></tr>
<tr class="separator:a9d4f44eacd6f7689c16f41da927e649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53b81fc14f6fa539237cffc787ecc7f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa53b81fc14f6fa539237cffc787ecc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d41233b82f7c30773f4d286ca099"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afa831c2c945a1adb8a0bf7e1d5c72390"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afa831c2c945a1adb8a0bf7e1d5c72390">CQCFG</a></td></tr>
<tr class="separator:afa831c2c945a1adb8a0bf7e1d5c72390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7799ee16dcdc57206155ff4e97e564"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab9e9a37ff53b5007d74bf504b9f2c863"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab9e9a37ff53b5007d74bf504b9f2c863">CQEN</a>: 1</td></tr>
<tr class="separator:ab9e9a37ff53b5007d74bf504b9f2c863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290d7ff379b4dcda20249c74af362452"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a290d7ff379b4dcda20249c74af362452">CQPRI</a>: 1</td></tr>
<tr class="separator:a290d7ff379b4dcda20249c74af362452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a223466d8dfb27982d97e9f160d0925f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a223466d8dfb27982d97e9f160d0925f9">MSPIFLGSEL</a>: 2</td></tr>
<tr class="separator:a223466d8dfb27982d97e9f160d0925f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7799ee16dcdc57206155ff4e97e564"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a2c7799ee16dcdc57206155ff4e97e564">CQCFG_b</a></td></tr>
<tr class="separator:a2c7799ee16dcdc57206155ff4e97e564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d41233b82f7c30773f4d286ca099"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aed15d41233b82f7c30773f4d286ca099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2222e6f2ed089b663601a38ed2b03f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab853561c81c67a7a2d72898e80ce6f54"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab853561c81c67a7a2d72898e80ce6f54">CQADDR</a></td></tr>
<tr class="separator:ab853561c81c67a7a2d72898e80ce6f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fa8f1cd27953c81614fd3989fc2a40"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab853561c81c67a7a2d72898e80ce6f54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab853561c81c67a7a2d72898e80ce6f54">CQADDR</a>: 27</td></tr>
<tr class="separator:ab853561c81c67a7a2d72898e80ce6f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fa8f1cd27953c81614fd3989fc2a40"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a30fa8f1cd27953c81614fd3989fc2a40">CQADDR_b</a></td></tr>
<tr class="separator:a30fa8f1cd27953c81614fd3989fc2a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2222e6f2ed089b663601a38ed2b03f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9c2222e6f2ed089b663601a38ed2b03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f12aa93d9bf56a738ed9e0498413c7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd77c5022781aa4335696a134aee4036"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#acd77c5022781aa4335696a134aee4036">CQSTAT</a></td></tr>
<tr class="separator:acd77c5022781aa4335696a134aee4036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c6cab65169415418c6b663b0e25263"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa37906d3ee69d62907e9a94a73f899c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa37906d3ee69d62907e9a94a73f899c0">CQTIP</a>: 1</td></tr>
<tr class="separator:aa37906d3ee69d62907e9a94a73f899c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c6cab65169415418c6b663b0e25263"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a06c6cab65169415418c6b663b0e25263">CQSTAT_b</a></td></tr>
<tr class="separator:a06c6cab65169415418c6b663b0e25263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f12aa93d9bf56a738ed9e0498413c7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a34f12aa93d9bf56a738ed9e0498413c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc87f3357d2f440d5ff38586fdea60a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa25565ed7720fd93a2485f57c284eded"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa25565ed7720fd93a2485f57c284eded">CQFLAGS</a></td></tr>
<tr class="separator:aa25565ed7720fd93a2485f57c284eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51100454d9fd32b1bdb75572a27967b4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa25565ed7720fd93a2485f57c284eded"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa25565ed7720fd93a2485f57c284eded">CQFLAGS</a>: 16</td></tr>
<tr class="separator:aa25565ed7720fd93a2485f57c284eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4b1b60257fac10c14b7bcdf0a1acd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aec4b1b60257fac10c14b7bcdf0a1acd0">CQIRQMASK</a>: 16</td></tr>
<tr class="separator:aec4b1b60257fac10c14b7bcdf0a1acd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51100454d9fd32b1bdb75572a27967b4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a51100454d9fd32b1bdb75572a27967b4">CQFLAGS_b</a></td></tr>
<tr class="separator:a51100454d9fd32b1bdb75572a27967b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc87f3357d2f440d5ff38586fdea60a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afdc87f3357d2f440d5ff38586fdea60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb348a78a0226d1e709b52453532a27"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa85c3e7f65562daa3e973c15ab4fc222"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa85c3e7f65562daa3e973c15ab4fc222">CQSETCLEAR</a></td></tr>
<tr class="separator:aa85c3e7f65562daa3e973c15ab4fc222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6378d154030f6797ed0a1707793062"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:addae87808ddc2881e18b500a812573f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#addae87808ddc2881e18b500a812573f7">CQFSET</a>: 8</td></tr>
<tr class="separator:addae87808ddc2881e18b500a812573f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d6b56a97017eb77820afcd8666ac69"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac1d6b56a97017eb77820afcd8666ac69">CQFTGL</a>: 8</td></tr>
<tr class="separator:ac1d6b56a97017eb77820afcd8666ac69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f9456f0294b69ab75bd69f66278091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a06f9456f0294b69ab75bd69f66278091">CQFCLR</a>: 8</td></tr>
<tr class="separator:a06f9456f0294b69ab75bd69f66278091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6378d154030f6797ed0a1707793062"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3f6378d154030f6797ed0a1707793062">CQSETCLEAR_b</a></td></tr>
<tr class="separator:a3f6378d154030f6797ed0a1707793062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb348a78a0226d1e709b52453532a27"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afeb348a78a0226d1e709b52453532a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134a26be0fc85c30aaf456759ea889b8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ec223745e43b70056a4a9cf46326ad9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1ec223745e43b70056a4a9cf46326ad9">CQPAUSEEN</a></td></tr>
<tr class="separator:a1ec223745e43b70056a4a9cf46326ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f75994622d19bb475095599161eb18f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a89d8028d04c7ffb3621335ab33377299"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a89d8028d04c7ffb3621335ab33377299">CQPEN</a>: 16</td></tr>
<tr class="separator:a89d8028d04c7ffb3621335ab33377299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f75994622d19bb475095599161eb18f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9f75994622d19bb475095599161eb18f">CQPAUSEEN_b</a></td></tr>
<tr class="separator:a9f75994622d19bb475095599161eb18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134a26be0fc85c30aaf456759ea889b8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a134a26be0fc85c30aaf456759ea889b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a8972734fc5039ec56e8161cac71ca"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d45475f88ffc621c8822c88f0edb888"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3d45475f88ffc621c8822c88f0edb888">CQCURIDX</a></td></tr>
<tr class="separator:a3d45475f88ffc621c8822c88f0edb888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3582408158c0aeeeafaaca20e09d80"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3d45475f88ffc621c8822c88f0edb888"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3d45475f88ffc621c8822c88f0edb888">CQCURIDX</a>: 8</td></tr>
<tr class="separator:a3d45475f88ffc621c8822c88f0edb888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3582408158c0aeeeafaaca20e09d80"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3c3582408158c0aeeeafaaca20e09d80">CQCURIDX_b</a></td></tr>
<tr class="separator:a3c3582408158c0aeeeafaaca20e09d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a8972734fc5039ec56e8161cac71ca"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a38a8972734fc5039ec56e8161cac71ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d75b06c2b00964c05b1b48068b3a5d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a309814cfc05f3e39f042c23d25114721"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a309814cfc05f3e39f042c23d25114721">CQENDIDX</a></td></tr>
<tr class="separator:a309814cfc05f3e39f042c23d25114721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a59c07fb486ffceda8b99ec5544fa7c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a309814cfc05f3e39f042c23d25114721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a309814cfc05f3e39f042c23d25114721">CQENDIDX</a>: 8</td></tr>
<tr class="separator:a309814cfc05f3e39f042c23d25114721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a59c07fb486ffceda8b99ec5544fa7c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1a59c07fb486ffceda8b99ec5544fa7c">CQENDIDX_b</a></td></tr>
<tr class="separator:a1a59c07fb486ffceda8b99ec5544fa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d75b06c2b00964c05b1b48068b3a5d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a18d75b06c2b00964c05b1b48068b3a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f91d13576df108382418e5cce53db25"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a04196528d26d25cfa38ab4de2dde0b91"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a04196528d26d25cfa38ab4de2dde0b91">STATUS</a></td></tr>
<tr class="separator:a04196528d26d25cfa38ab4de2dde0b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af442b408ee8dddbd8a9dc7a512d6b478"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a91d873c7aad516af456539a184baa8c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a91d873c7aad516af456539a184baa8c0">ERR</a>: 1</td></tr>
<tr class="separator:a91d873c7aad516af456539a184baa8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f855a31dafdb56102e3f6ccf1fdb8a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9f855a31dafdb56102e3f6ccf1fdb8a5">CMDACT</a>: 1</td></tr>
<tr class="separator:a9f855a31dafdb56102e3f6ccf1fdb8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1b13d548f0dd01e56bf23119690696"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6e1b13d548f0dd01e56bf23119690696">IDLEST</a>: 1</td></tr>
<tr class="separator:a6e1b13d548f0dd01e56bf23119690696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af442b408ee8dddbd8a9dc7a512d6b478"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af442b408ee8dddbd8a9dc7a512d6b478">STATUS_b</a></td></tr>
<tr class="separator:af442b408ee8dddbd8a9dc7a512d6b478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f91d13576df108382418e5cce53db25"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2f91d13576df108382418e5cce53db25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0822c05e8c425eea2b5404f5610fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_o_m0___type.html#a8c0822c05e8c425eea2b5404f5610fee">RESERVED2</a> [13]</td></tr>
<tr class="separator:a8c0822c05e8c425eea2b5404f5610fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c16fe86f9021db354bb0a1f73243c6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a650396f7758f1122bfa8bd0cb300cdf2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a650396f7758f1122bfa8bd0cb300cdf2">MSPICFG</a></td></tr>
<tr class="separator:a650396f7758f1122bfa8bd0cb300cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0639d62299d09f884874b43447380ee0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa8a7a451d7b0b48b65276147966552fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa8a7a451d7b0b48b65276147966552fc">SPOL</a>: 1</td></tr>
<tr class="separator:aa8a7a451d7b0b48b65276147966552fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328c322af17e31be7848eade3ef6cb3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a328c322af17e31be7848eade3ef6cb3a">SPHA</a>: 1</td></tr>
<tr class="separator:a328c322af17e31be7848eade3ef6cb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3592b3d8b49e6d5841c0792743077f2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3592b3d8b49e6d5841c0792743077f2b">FULLDUP</a>: 1</td></tr>
<tr class="separator:a3592b3d8b49e6d5841c0792743077f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 13</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9f791e83fbe6126fa6672e64137e1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ada9f791e83fbe6126fa6672e64137e1e">WTFC</a>: 1</td></tr>
<tr class="separator:ada9f791e83fbe6126fa6672e64137e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb3d4cb5756bbe50536317e17de3d01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afdb3d4cb5756bbe50536317e17de3d01">RDFC</a>: 1</td></tr>
<tr class="separator:afdb3d4cb5756bbe50536317e17de3d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5789afc3b89902b3a021baf3b9ff2521"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5789afc3b89902b3a021baf3b9ff2521">MOSIINV</a>: 1</td></tr>
<tr class="separator:a5789afc3b89902b3a021baf3b9ff2521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1f4c69d42da80eaf82b0868b9ee820"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#afe1f4c69d42da80eaf82b0868b9ee820">WTFCIRQ</a>: 1</td></tr>
<tr class="separator:afe1f4c69d42da80eaf82b0868b9ee820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6d3ba1453c8cc3a906ea14ac6e12a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ada6d3ba1453c8cc3a906ea14ac6e12a8">WTFCPOL</a>: 1</td></tr>
<tr class="separator:ada6d3ba1453c8cc3a906ea14ac6e12a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3582a789bbadc4166cbe9927e90a29f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3582a789bbadc4166cbe9927e90a29f0">RDFCPOL</a>: 1</td></tr>
<tr class="separator:a3582a789bbadc4166cbe9927e90a29f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022119b39315ff070998cd3329dc3462"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a022119b39315ff070998cd3329dc3462">SPILSB</a>: 1</td></tr>
<tr class="separator:a022119b39315ff070998cd3329dc3462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d01ac767696f5a78c5647915e133a33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3d01ac767696f5a78c5647915e133a33">DINDLY</a>: 3</td></tr>
<tr class="separator:a3d01ac767696f5a78c5647915e133a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfafafccb5e3ce64c89745f07fe0af63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adfafafccb5e3ce64c89745f07fe0af63">DOUTDLY</a>: 3</td></tr>
<tr class="separator:adfafafccb5e3ce64c89745f07fe0af63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722ad12c8d6f3acab4d23a0e68855312"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a722ad12c8d6f3acab4d23a0e68855312">MSPIRST</a>: 1</td></tr>
<tr class="separator:a722ad12c8d6f3acab4d23a0e68855312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 1</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0639d62299d09f884874b43447380ee0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a0639d62299d09f884874b43447380ee0">MSPICFG_b</a></td></tr>
<tr class="separator:a0639d62299d09f884874b43447380ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c16fe86f9021db354bb0a1f73243c6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a91c16fe86f9021db354bb0a1f73243c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50b80775be868bb7694c8f24e8da98d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_o_m0___type.html#aa50b80775be868bb7694c8f24e8da98d">RESERVED3</a> [15]</td></tr>
<tr class="separator:aa50b80775be868bb7694c8f24e8da98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729a3718d041fc5f48319591ac1963c0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a61845755421f53c00a8fc7d1e33ee14d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a61845755421f53c00a8fc7d1e33ee14d">MI2CCFG</a></td></tr>
<tr class="separator:a61845755421f53c00a8fc7d1e33ee14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7528ccd066d325a2f41c15d215e6f50"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa41a397469ec2a812ac6058301f19736"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa41a397469ec2a812ac6058301f19736">ADDRSZ</a>: 1</td></tr>
<tr class="separator:aa41a397469ec2a812ac6058301f19736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d5bb8d597805502b39d1d1ab52b3d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a94d5bb8d597805502b39d1d1ab52b3d0">I2CLSB</a>: 1</td></tr>
<tr class="separator:a94d5bb8d597805502b39d1d1ab52b3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce62fd3099fc5902e14a6a30aa7e24f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a7ce62fd3099fc5902e14a6a30aa7e24f">ARBEN</a>: 1</td></tr>
<tr class="separator:a7ce62fd3099fc5902e14a6a30aa7e24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4987097304ff9f8aed5e3c5ee98e9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a4d4987097304ff9f8aed5e3c5ee98e9d">SDADLY</a>: 2</td></tr>
<tr class="separator:a4d4987097304ff9f8aed5e3c5ee98e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd2479c39a5368b00c76a602cd7f334"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a4cd2479c39a5368b00c76a602cd7f334">MI2CRST</a>: 1</td></tr>
<tr class="separator:a4cd2479c39a5368b00c76a602cd7f334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a99b6b79402884147b5f7d9017aafa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac8a99b6b79402884147b5f7d9017aafa">SCLENDLY</a>: 4</td></tr>
<tr class="separator:ac8a99b6b79402884147b5f7d9017aafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5842423cccb6041db3aeca8f719369f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae5842423cccb6041db3aeca8f719369f">SDAENDLY</a>: 4</td></tr>
<tr class="separator:ae5842423cccb6041db3aeca8f719369f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117fef6edb022c3c6c51b2621d18079e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a117fef6edb022c3c6c51b2621d18079e">SMPCNT</a>: 8</td></tr>
<tr class="separator:a117fef6edb022c3c6c51b2621d18079e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc50e25b8755b4237f4df662500669d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5fc50e25b8755b4237f4df662500669d">STRDIS</a>: 1</td></tr>
<tr class="separator:a5fc50e25b8755b4237f4df662500669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 7</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7528ccd066d325a2f41c15d215e6f50"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac7528ccd066d325a2f41c15d215e6f50">MI2CCFG_b</a></td></tr>
<tr class="separator:ac7528ccd066d325a2f41c15d215e6f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729a3718d041fc5f48319591ac1963c0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a729a3718d041fc5f48319591ac1963c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942425b7cc497c947036898bc8a97117"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac376736917ad3501789b86d6717c20cb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac376736917ad3501789b86d6717c20cb">DEVCFG</a></td></tr>
<tr class="separator:ac376736917ad3501789b86d6717c20cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c5065c3e49d39ae13066080bdf4ef3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3253b0687410fbc91426c7680cead96d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3253b0687410fbc91426c7680cead96d">DEVADDR</a>: 10</td></tr>
<tr class="separator:a3253b0687410fbc91426c7680cead96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c5065c3e49d39ae13066080bdf4ef3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa3c5065c3e49d39ae13066080bdf4ef3">DEVCFG_b</a></td></tr>
<tr class="separator:aa3c5065c3e49d39ae13066080bdf4ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942425b7cc497c947036898bc8a97117"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a942425b7cc497c947036898bc8a97117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5df54a23c08bbe52944a7d09a7d3dfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_o_m0___type.html#af5df54a23c08bbe52944a7d09a7d3dfe">RESERVED4</a> [14]</td></tr>
<tr class="separator:af5df54a23c08bbe52944a7d09a7d3dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2feec663beb1ac9e68194603306aa3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af59e4958043398138b845cfb02e4c551"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#af59e4958043398138b845cfb02e4c551">I2SCTRL</a></td></tr>
<tr class="separator:af59e4958043398138b845cfb02e4c551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535ea5a716cf32ff3f81973c82f93a50"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adcdd5852c8a02bf43544d7e1ea377198"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#adcdd5852c8a02bf43544d7e1ea377198">I2SEN</a>: 1</td></tr>
<tr class="separator:adcdd5852c8a02bf43544d7e1ea377198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d2187e1067d4dd35e46093089506f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ac0d2187e1067d4dd35e46093089506f3">RXTXN</a>: 1</td></tr>
<tr class="separator:ac0d2187e1067d4dd35e46093089506f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85827a7d826ea2551c412e4c95a665ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a85827a7d826ea2551c412e4c95a665ec">CLKMS</a>: 1</td></tr>
<tr class="separator:a85827a7d826ea2551c412e4c95a665ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1120a2c79fbd1928aa095f0e90584987"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a1120a2c79fbd1928aa095f0e90584987">SE</a>: 1</td></tr>
<tr class="separator:a1120a2c79fbd1928aa095f0e90584987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214b8609b481d5bf463e1219e0ab65b2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a214b8609b481d5bf463e1219e0ab65b2">CHANSIZE</a>: 5</td></tr>
<tr class="separator:a214b8609b481d5bf463e1219e0ab65b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545f4dc2ede9d0dfbecfac6fd0ba52ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a545f4dc2ede9d0dfbecfac6fd0ba52ed">SAMPLESIZE</a>: 5</td></tr>
<tr class="separator:a545f4dc2ede9d0dfbecfac6fd0ba52ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c5b31971ee68c397dce564eaf2943f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a89c5b31971ee68c397dce564eaf2943f">BOFFSET</a>: 5</td></tr>
<tr class="separator:a89c5b31971ee68c397dce564eaf2943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7342845b1f2d280f5d02fd8b0b89f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5b7342845b1f2d280f5d02fd8b0b89f5">CHANCNT</a>: 3</td></tr>
<tr class="separator:a5b7342845b1f2d280f5d02fd8b0b89f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a144df2b21711620c5df5e89a50cbee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a2a144df2b21711620c5df5e89a50cbee">LSBFIRST</a>: 1</td></tr>
<tr class="separator:a2a144df2b21711620c5df5e89a50cbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0987bd89e2d30bfd0b6293913dbfbd0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a0987bd89e2d30bfd0b6293913dbfbd0b">CLKGAP</a>: 1</td></tr>
<tr class="separator:a0987bd89e2d30bfd0b6293913dbfbd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd927ec1ef5148218b01c933456b450"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#abcd927ec1ef5148218b01c933456b450">CTRLSPARE</a>: 8</td></tr>
<tr class="separator:abcd927ec1ef5148218b01c933456b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535ea5a716cf32ff3f81973c82f93a50"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a535ea5a716cf32ff3f81973c82f93a50">I2SCTRL_b</a></td></tr>
<tr class="separator:a535ea5a716cf32ff3f81973c82f93a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2feec663beb1ac9e68194603306aa3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4c2feec663beb1ac9e68194603306aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4304f1654a2f12097158e11278b1ae63"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a54208152d23a89ef8b8508a1edaafeb5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a54208152d23a89ef8b8508a1edaafeb5">I2SCLK</a></td></tr>
<tr class="separator:a54208152d23a89ef8b8508a1edaafeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2ace252bd5af10f214dda39f179dd2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae5399162e281bda70583cde68dec8c17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae5399162e281bda70583cde68dec8c17">ASRCEN</a>: 1</td></tr>
<tr class="separator:ae5399162e281bda70583cde68dec8c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b2e540bffabc7dd8c50d1828b49e62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ab0b2e540bffabc7dd8c50d1828b49e62">ASRCCLKSEL</a>: 1</td></tr>
<tr class="separator:ab0b2e540bffabc7dd8c50d1828b49e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6b886e2dacac7042b0ba7911ba0f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5c6b886e2dacac7042b0ba7911ba0f52">I2SCLKSEL</a>: 2</td></tr>
<tr class="separator:a5c6b886e2dacac7042b0ba7911ba0f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc10a24d5008a3c5ad2ea52b78aa42e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a5bc10a24d5008a3c5ad2ea52b78aa42e">ASEL</a>: 3</td></tr>
<tr class="separator:a5bc10a24d5008a3c5ad2ea52b78aa42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2ace252bd5af10f214dda39f179dd2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aeb2ace252bd5af10f214dda39f179dd2">I2SCLK_b</a></td></tr>
<tr class="separator:aeb2ace252bd5af10f214dda39f179dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4304f1654a2f12097158e11278b1ae63"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4304f1654a2f12097158e11278b1ae63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e5d21b56cad65eefec8b19f2261f53"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9166b7cfedaed6ec575036602afd2c42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9166b7cfedaed6ec575036602afd2c42">I2SFSCTRL</a></td></tr>
<tr class="separator:a9166b7cfedaed6ec575036602afd2c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ffc2934aee17900c9df26cb8b5d481"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a55ccdede47d61a594b6e3049fb931f63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a55ccdede47d61a594b6e3049fb931f63">FSLEN</a>: 5</td></tr>
<tr class="separator:a55ccdede47d61a594b6e3049fb931f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8fdb6c63e50a7555a6aaa1b674079d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a9c8fdb6c63e50a7555a6aaa1b674079d">FSPOL</a>: 1</td></tr>
<tr class="separator:a9c8fdb6c63e50a7555a6aaa1b674079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78df865665724d2ffe884687c01be62b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a78df865665724d2ffe884687c01be62b">FSEDGE</a>: 1</td></tr>
<tr class="separator:a78df865665724d2ffe884687c01be62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa969c98b70f8ae70a3c27fcfe96c6bbb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aa969c98b70f8ae70a3c27fcfe96c6bbb">FSOFFSET</a>: 4</td></tr>
<tr class="separator:aa969c98b70f8ae70a3c27fcfe96c6bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 20</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ffc2934aee17900c9df26cb8b5d481"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a81ffc2934aee17900c9df26cb8b5d481">I2SFSCTRL_b</a></td></tr>
<tr class="separator:a81ffc2934aee17900c9df26cb8b5d481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e5d21b56cad65eefec8b19f2261f53"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad9e5d21b56cad65eefec8b19f2261f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056f10183bf8621ab4df9e72e31a1345"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_o_m0___type.html#a056f10183bf8621ab4df9e72e31a1345">RESERVED5</a> [31]</td></tr>
<tr class="separator:a056f10183bf8621ab4df9e72e31a1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1462474bf6725263df0599d0a2ab9646"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aad9708b4a6d63c19010abbbde2e05a64"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#aad9708b4a6d63c19010abbbde2e05a64">IOMDBG</a></td></tr>
<tr class="separator:aad9708b4a6d63c19010abbbde2e05a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192fbe3086b66a0e54c06f70cffb5700"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae09628629e11494c468ec769d1438e5b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae09628629e11494c468ec769d1438e5b">DBGEN</a>: 1</td></tr>
<tr class="separator:ae09628629e11494c468ec769d1438e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d34f160ea5e2156f60ad3987257bf5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a54d34f160ea5e2156f60ad3987257bf5">IOCLKON</a>: 1</td></tr>
<tr class="separator:a54d34f160ea5e2156f60ad3987257bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14327494986ed08fdd5574c5e98c7faf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a14327494986ed08fdd5574c5e98c7faf">APBCLKON</a>: 1</td></tr>
<tr class="separator:a14327494986ed08fdd5574c5e98c7faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16608a6a4db49e9a99b4fe8cafadc4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#ae16608a6a4db49e9a99b4fe8cafadc4e">DBGDATA</a>: 29</td></tr>
<tr class="separator:ae16608a6a4db49e9a99b4fe8cafadc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192fbe3086b66a0e54c06f70cffb5700"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i_o_m0___type.html#a192fbe3086b66a0e54c06f70cffb5700">IOMDBG_b</a></td></tr>
<tr class="separator:a192fbe3086b66a0e54c06f70cffb5700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1462474bf6725263df0599d0a2ab9646"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1462474bf6725263df0599d0a2ab9646"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >IO Peripheral Master (IOM0) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a79b87610f3f33d184e620c93638f76ba" name="a79b87610f3f33d184e620c93638f76ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b87610f3f33d184e620c93638f76ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2890</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40050000) IOM0 Structure <br  />
 </p>

</div>
</div>
<a id="a8d03f4370fd5be149fef9b3fd8831c8e" name="a8d03f4370fd5be149fef9b3fd8831c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d03f4370fd5be149fef9b3fd8831c8e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2892</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc3a9acbc9c192682741ff6266d4b90c" name="acc3a9acbc9c192682741ff6266d4b90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3a9acbc9c192682741ff6266d4b90c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2894</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850bb26a24077a370cff1ce19d03fd1a" name="a850bb26a24077a370cff1ce19d03fd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850bb26a24077a370cff1ce19d03fd1a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2896</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f10c242213d763b82a638180b2f7bf1" name="a2f10c242213d763b82a638180b2f7bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f10c242213d763b82a638180b2f7bf1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2898</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a7b0687eaa921c03bba34da5f73ce21" name="a1a7b0687eaa921c03bba34da5f73ce21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7b0687eaa921c03bba34da5f73ce21">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2900</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a637b408a9dedb88a3b65e4e2c46c98dc" name="a637b408a9dedb88a3b65e4e2c46c98dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637b408a9dedb88a3b65e4e2c46c98dc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2902</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1ab4aff8fc7452fdbb41389dedfa872" name="af1ab4aff8fc7452fdbb41389dedfa872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ab4aff8fc7452fdbb41389dedfa872">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2904</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad671e91e9a27d8f74c2e9a1946664e77" name="ad671e91e9a27d8f74c2e9a1946664e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad671e91e9a27d8f74c2e9a1946664e77">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2906</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02a63ac523f2356a48ae2cbc7e8836a4" name="a02a63ac523f2356a48ae2cbc7e8836a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a63ac523f2356a48ae2cbc7e8836a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2908</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4dc67b6eec6c2e21e9001a0b3906ea9" name="ac4dc67b6eec6c2e21e9001a0b3906ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4dc67b6eec6c2e21e9001a0b3906ea9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2910</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2705da1332a2dd3300c028e0f9a20397" name="a2705da1332a2dd3300c028e0f9a20397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2705da1332a2dd3300c028e0f9a20397">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2912</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad531a77527db209c03285efbf5a7ce20" name="ad531a77527db209c03285efbf5a7ce20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad531a77527db209c03285efbf5a7ce20">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2914</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a165f48241f35bde3e1b4db775108ace1" name="a165f48241f35bde3e1b4db775108ace1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165f48241f35bde3e1b4db775108ace1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2916</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37cb668419351439a8ac6b9796bad59e" name="a37cb668419351439a8ac6b9796bad59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37cb668419351439a8ac6b9796bad59e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2918</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff68acf7d2f259083f67e3fa950d9cf5" name="aff68acf7d2f259083f67e3fa950d9cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff68acf7d2f259083f67e3fa950d9cf5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2920</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe91dcbf82f0b9f8a8dd28b90e3ab52" name="a0fe91dcbf82f0b9f8a8dd28b90e3ab52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe91dcbf82f0b9f8a8dd28b90e3ab52">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2922</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c8961b0d067279620b8dbb285d28a2b" name="a1c8961b0d067279620b8dbb285d28a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8961b0d067279620b8dbb285d28a2b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2924</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61e4266939b29cb871abe59c72d29d44" name="a61e4266939b29cb871abe59c72d29d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e4266939b29cb871abe59c72d29d44">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2926</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eb540b7fe865103f9f5ed5a33bcc40d" name="a6eb540b7fe865103f9f5ed5a33bcc40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb540b7fe865103f9f5ed5a33bcc40d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2928</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b8b14d542ea351ef57310a2c42e0994" name="a3b8b14d542ea351ef57310a2c42e0994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8b14d542ea351ef57310a2c42e0994">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2930</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acebef2d722b84adacedacafb2f9c59be" name="acebef2d722b84adacedacafb2f9c59be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebef2d722b84adacedacafb2f9c59be">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2932</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53b81fc14f6fa539237cffc787ecc7f" name="aa53b81fc14f6fa539237cffc787ecc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53b81fc14f6fa539237cffc787ecc7f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2934</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed15d41233b82f7c30773f4d286ca099" name="aed15d41233b82f7c30773f4d286ca099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15d41233b82f7c30773f4d286ca099">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2936</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c2222e6f2ed089b663601a38ed2b03f" name="a9c2222e6f2ed089b663601a38ed2b03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c2222e6f2ed089b663601a38ed2b03f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2938</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f12aa93d9bf56a738ed9e0498413c7" name="a34f12aa93d9bf56a738ed9e0498413c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f12aa93d9bf56a738ed9e0498413c7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2940</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdc87f3357d2f440d5ff38586fdea60a" name="afdc87f3357d2f440d5ff38586fdea60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc87f3357d2f440d5ff38586fdea60a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2942</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeb348a78a0226d1e709b52453532a27" name="afeb348a78a0226d1e709b52453532a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb348a78a0226d1e709b52453532a27">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2944</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134a26be0fc85c30aaf456759ea889b8" name="a134a26be0fc85c30aaf456759ea889b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134a26be0fc85c30aaf456759ea889b8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2946</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a8972734fc5039ec56e8161cac71ca" name="a38a8972734fc5039ec56e8161cac71ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a8972734fc5039ec56e8161cac71ca">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2948</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18d75b06c2b00964c05b1b48068b3a5d" name="a18d75b06c2b00964c05b1b48068b3a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d75b06c2b00964c05b1b48068b3a5d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2950</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f91d13576df108382418e5cce53db25" name="a2f91d13576df108382418e5cce53db25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f91d13576df108382418e5cce53db25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2952</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91c16fe86f9021db354bb0a1f73243c6" name="a91c16fe86f9021db354bb0a1f73243c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c16fe86f9021db354bb0a1f73243c6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2954</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a729a3718d041fc5f48319591ac1963c0" name="a729a3718d041fc5f48319591ac1963c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729a3718d041fc5f48319591ac1963c0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2956</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942425b7cc497c947036898bc8a97117" name="a942425b7cc497c947036898bc8a97117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942425b7cc497c947036898bc8a97117">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2958</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c2feec663beb1ac9e68194603306aa3" name="a4c2feec663beb1ac9e68194603306aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2feec663beb1ac9e68194603306aa3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2960</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4304f1654a2f12097158e11278b1ae63" name="a4304f1654a2f12097158e11278b1ae63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4304f1654a2f12097158e11278b1ae63">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2962</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9e5d21b56cad65eefec8b19f2261f53" name="ad9e5d21b56cad65eefec8b19f2261f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e5d21b56cad65eefec8b19f2261f53">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2964</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1462474bf6725263df0599d0a2ab9646" name="a1462474bf6725263df0599d0a2ab9646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1462474bf6725263df0599d0a2ab9646">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2966</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa41a397469ec2a812ac6058301f19736" name="aa41a397469ec2a812ac6058301f19736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41a397469ec2a812ac6058301f19736">&#9670;&nbsp;</a></span>ADDRSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADDRSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Sets the I2C master device address size to either 7b (0) or 10b (1). <br  />
 </p>

</div>
</div>
<a id="a14327494986ed08fdd5574c5e98c7faf" name="a14327494986ed08fdd5574c5e98c7faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14327494986ed08fdd5574c5e98c7faf">&#9670;&nbsp;</a></span>APBCLKON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APBCLKON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] APBCLK debug clock control. Enable APB_CLK to be active when this bit is '1'. Otherwise, the clock is controlled with gating from the logic as needed. <br  />
 </p>

</div>
</div>
<a id="a475175efb0232f634219b0bdff0c0bb8" name="a475175efb0232f634219b0bdff0c0bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475175efb0232f634219b0bdff0c0bb8">&#9670;&nbsp;</a></span>ARB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ARB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Arbitration loss interrupt. Asserted when arbitration is enabled and has been lost to another master on the bus. <br  />
 </p>

</div>
</div>
<a id="a7ce62fd3099fc5902e14a6a30aa7e24f" name="a7ce62fd3099fc5902e14a6a30aa7e24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce62fd3099fc5902e14a6a30aa7e24f">&#9670;&nbsp;</a></span>ARBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ARBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enables multi-master arbitration for the I2C master. If the bus is known to have only a single master, this function can be disabled to save clock cycles on I2C transactions <br  />
 </p>

</div>
</div>
<a id="a5bc10a24d5008a3c5ad2ea52b78aa42e" name="a5bc10a24d5008a3c5ad2ea52b78aa42e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc10a24d5008a3c5ad2ea52b78aa42e">&#9670;&nbsp;</a></span>ASEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..4] Select the input clock frequency. <br  />
 </p>

</div>
</div>
<a id="ab0b2e540bffabc7dd8c50d1828b49e62" name="ab0b2e540bffabc7dd8c50d1828b49e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b2e540bffabc7dd8c50d1828b49e62">&#9670;&nbsp;</a></span>ASRCCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASRCCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Clock selection. 1 = HFRC based; 0 = AUDCLK Based <br  />
 </p>

</div>
</div>
<a id="ae5399162e281bda70583cde68dec8c17" name="ae5399162e281bda70583cde68dec8c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5399162e281bda70583cde68dec8c17">&#9670;&nbsp;</a></span>ASRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enables ASRC in path of transmit or receive of I2S data flow <br  />
 </p>

</div>
</div>
<a id="a89c5b31971ee68c397dce564eaf2943f" name="a89c5b31971ee68c397dce564eaf2943f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c5b31971ee68c397dce564eaf2943f">&#9670;&nbsp;</a></span>BOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..14] Bit offset of the audio sample within the slot (transmit) or within the stored sample (receive) <br  />
 </p>

</div>
</div>
<a id="aa7cacfbe29805d97d208ee9f29ce496f" name="aa7cacfbe29805d97d208ee9f29ce496f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cacfbe29805d97d208ee9f29ce496f">&#9670;&nbsp;</a></span>CCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..0] current command that is being executed <br  />
 </p>

</div>
</div>
<a id="a5b7342845b1f2d280f5d02fd8b0b89f5" name="a5b7342845b1f2d280f5d02fd8b0b89f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7342845b1f2d280f5d02fd8b0b89f5">&#9670;&nbsp;</a></span>CHANCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHANCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..19] The number of enabled channels. Min of 2, Max of 8 <br  />
 </p>

</div>
</div>
<a id="a214b8609b481d5bf463e1219e0ab65b2" name="a214b8609b481d5bf463e1219e0ab65b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214b8609b481d5bf463e1219e0ab65b2">&#9670;&nbsp;</a></span>CHANSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHANSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..4] Sets the slot size of the transmitted or received data. The slotsize must be greater than the sample size. <br  />
 </p>

</div>
</div>
<a id="a89d7e4ba556560a504c6c1e3a0938acc" name="a89d7e4ba556560a504c6c1e3a0938acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d7e4ba556560a504c6c1e3a0938acc">&#9670;&nbsp;</a></span>CLKCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000118) Provides clock related controls used internal to the BLEIF module, and enablement of 32KHz clock to the BLE Core module. The internal clock sourced is selected via the FSEL and can be further divided by 3 using the DIV3 control.This register is also used to enable the clock, which must be done prior to performing any IO transactions. <br  />
 </p>

</div>
</div>
<a id="a9549cea371e9f5a19792817e60c67f71" name="a9549cea371e9f5a19792817e60c67f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9549cea371e9f5a19792817e60c67f71">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0987bd89e2d30bfd0b6293913dbfbd0b" name="a0987bd89e2d30bfd0b6293913dbfbd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0987bd89e2d30bfd0b6293913dbfbd0b">&#9670;&nbsp;</a></span>CLKGAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKGAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Controls the clock output in clock master mode when no data is present. A value of 0 will enable the clock for continual output,even when no valid TX data is available. Setting this field to a 1 will stop the clock when no valid data is available for transmission (TX mode only) <br  />
 </p>

</div>
</div>
<a id="a85827a7d826ea2551c412e4c95a665ec" name="a85827a7d826ea2551c412e4c95a665ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85827a7d826ea2551c412e4c95a665ec">&#9670;&nbsp;</a></span>CLKMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Selects clock master (0) or clock slave (1) mode <br  />
 </p>

</div>
</div>
<a id="a38392e124566b8272c3a5ea9b792b2d4" name="a38392e124566b8272c3a5ea9b792b2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38392e124566b8272c3a5ea9b792b2d4">&#9670;&nbsp;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000120) Writes to this register will start an IO transaction, as well as set various parameters for the command itself. Reads will return the command value written to the CMD register.To read the number of bytes that have yet to be transferred, refer to the CTSIZE field within the CMDSTAT register. <br  />
</p>
<p >[3..0] Command for submodule. <br  />
 </p>

</div>
</div>
<a id="a5cf3a8c8ff98a744b28b168ea306ebb4" name="a5cf3a8c8ff98a744b28b168ea306ebb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf3a8c8ff98a744b28b168ea306ebb4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CMD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f855a31dafdb56102e3f6ccf1fdb8a5" name="a9f855a31dafdb56102e3f6ccf1fdb8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f855a31dafdb56102e3f6ccf1fdb8a5">&#9670;&nbsp;</a></span>CMDACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Indicates if the active I/O Command is currently processing a transaction, or command is complete, but the FIFO pointers are still syncronizing internally. This bit will go high atthe start of the transaction, and will go low when the command is complete, and the data and pointers within the FIFO have been syncronized. <br  />
 </p>

</div>
</div>
<a id="adb659ecfee47972c72087f869b906fa9" name="adb659ecfee47972c72087f869b906fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb659ecfee47972c72087f869b906fa9">&#9670;&nbsp;</a></span>CMDCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Command Complete interrupt. Asserted when the current operation has completed. For repeated commands, this will only be asserted when the final repeated command is completed. <br  />
 </p>

</div>
</div>
<a id="ab7ec165395aedce7a2d26d82c529af84" name="ab7ec165395aedce7a2d26d82c529af84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ec165395aedce7a2d26d82c529af84">&#9670;&nbsp;</a></span>CMDSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..20] Command Specific selection information. Not used in Master I2C. Used as CEn select for Master SPI transactions <br  />
 </p>

</div>
</div>
<a id="aa39ed5576cf74a8b12378a279b0b693f" name="aa39ed5576cf74a8b12378a279b0b693f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39ed5576cf74a8b12378a279b0b693f">&#9670;&nbsp;</a></span>CMDSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000012C) Provides staus on the execution of the command currently in progress. The fields in this register will reflect the real time status of the internal state machines and data transfers within the IOM.These are read only fields and writes to the registers are ignored. <br  />
</p>
<p >[7..5] The current status of the command execution. <br  />
 </p>

</div>
</div>
<a id="a9635fda117d972ae179f0cea27d522d5" name="a9635fda117d972ae179f0cea27d522d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9635fda117d972ae179f0cea27d522d5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CMDSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea10c3e67f3bc39c770639580ee047f" name="a6ea10c3e67f3bc39c770639580ee047f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea10c3e67f3bc39c770639580ee047f">&#9670;&nbsp;</a></span>CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CONT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Contine to hold the bus after the current transaction if set to a 1 with a new command issued. <br  />
 </p>

</div>
</div>
<a id="ab853561c81c67a7a2d72898e80ce6f54" name="ab853561c81c67a7a2d72898e80ce6f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab853561c81c67a7a2d72898e80ce6f54">&#9670;&nbsp;</a></span>CQADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000022C) The SRAM address which will be fetched next execution of the CQ operation. This register is updated as the CQ operation progresses, and is the live version of the register. The register can also bewritten by the Command Queue operation itself, allowing the relocation of successive CQ fetches. In this case, the new CQ address will be used for the next CQ address/data fetch <br  />
</p>
<p >[28..2] Bits 28:2 of target byte address for source of CQ . The buffer must be aligned on a word boundary <br  />
 </p>

</div>
</div>
<a id="a30fa8f1cd27953c81614fd3989fc2a40" name="a30fa8f1cd27953c81614fd3989fc2a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30fa8f1cd27953c81614fd3989fc2a40">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa831c2c945a1adb8a0bf7e1d5c72390" name="afa831c2c945a1adb8a0bf7e1d5c72390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa831c2c945a1adb8a0bf7e1d5c72390">&#9670;&nbsp;</a></span>CQCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000228) Controls parameters and options for execution of the command queue operation. To enable command queue, create this in memory, set the address, and enable it with a write to CQEN <br  />
 </p>

</div>
</div>
<a id="a2c7799ee16dcdc57206155ff4e97e564" name="a2c7799ee16dcdc57206155ff4e97e564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7799ee16dcdc57206155ff4e97e564">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d45475f88ffc621c8822c88f0edb888" name="a3d45475f88ffc621c8822c88f0edb888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d45475f88ffc621c8822c88f0edb888">&#9670;&nbsp;</a></span>CQCURIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQCURIDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000240) Current index value, targeted to be written by register write operations within the command queue. This is compared to the CQENDIDX and will stop the CQ operation if bit 15 of the CQPAUSEEN is '1' andthis current index equals the CQENDIDX register value. This will only pause when the values are equal. <br  />
</p>
<p >[7..0] Holds 8 bits of data that will be compared with the CQENDIX register field. If the values match, the IDXEQ pause event will be activated, which will cause the pausing of command quue operation if the IDXEQ bit is enabled in CQPAUSEEN. <br  />
 </p>

</div>
</div>
<a id="a3c3582408158c0aeeeafaaca20e09d80" name="a3c3582408158c0aeeeafaaca20e09d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3582408158c0aeeeafaaca20e09d80">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQCURIDX_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e9a37ff53b5007d74bf504b9f2c863" name="ab9e9a37ff53b5007d74bf504b9f2c863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e9a37ff53b5007d74bf504b9f2c863">&#9670;&nbsp;</a></span>CQEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Command queue enable. When set, will enable the processing of the command queue and fetches of address/data pairs will proceed from the word address within the CQADDR register. Can be disabledusing a CQ executed write to this bit as well. <br  />
 </p>

</div>
</div>
<a id="a309814cfc05f3e39f042c23d25114721" name="a309814cfc05f3e39f042c23d25114721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309814cfc05f3e39f042c23d25114721">&#9670;&nbsp;</a></span>CQENDIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQENDIDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000244) End index value, targeted to be written by software to indicate the last valid register pair contained within the command queue. rgister write operations within the command queue.This is compared to the CQCURIDX and will stop the CQ operation if bit 15 of the CQPAUSEEN is '1' andthis current index equals the CQCURIDX register value. This will only pause when the values are equal. <br  />
</p>
<p >[7..0] Holds 8 bits of data that will be compared with the CQCURIX register field. If the values match, the IDXEQ pause event will be activated, which will cause the pausing of command quue operation if the IDXEQ bit is enabled in CQPAUSEEN. <br  />
 </p>

</div>
</div>
<a id="a1a59c07fb486ffceda8b99ec5544fa7c" name="a1a59c07fb486ffceda8b99ec5544fa7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a59c07fb486ffceda8b99ec5544fa7c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQENDIDX_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae822ddf6620360c92909b06356bf05dc" name="ae822ddf6620360c92909b06356bf05dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae822ddf6620360c92909b06356bf05dc">&#9670;&nbsp;</a></span>CQERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Error during command queue operations <br  />
</p>
<p >[2..2] Command queue processing Error. This active high bit signals that an error was encountered during the CQ operation. <br  />
 </p>

</div>
</div>
<a id="a06f9456f0294b69ab75bd69f66278091" name="a06f9456f0294b69ab75bd69f66278091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f9456f0294b69ab75bd69f66278091">&#9670;&nbsp;</a></span>CQFCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Clear CQFlag status bits. Will clear to 0 any SWFLAG with a '1' in the corresponding bit position of this field <br  />
 </p>

</div>
</div>
<a id="aa25565ed7720fd93a2485f57c284eded" name="aa25565ed7720fd93a2485f57c284eded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25565ed7720fd93a2485f57c284eded">&#9670;&nbsp;</a></span>CQFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000234) Command Queue Flag <br  />
</p>
<p >[15..0] Current flag status (read-only). Bits [7:0] are software controllable and bits [15:8] are hardware status. <br  />
 </p>

</div>
</div>
<a id="a51100454d9fd32b1bdb75572a27967b4" name="a51100454d9fd32b1bdb75572a27967b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51100454d9fd32b1bdb75572a27967b4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQFLAGS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addae87808ddc2881e18b500a812573f7" name="addae87808ddc2881e18b500a812573f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addae87808ddc2881e18b500a812573f7">&#9670;&nbsp;</a></span>CQFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Set CQFlag status bits. Will set to 1 the value of any SWFLAG with a '1' in the corresponding bit position of this field <br  />
 </p>

</div>
</div>
<a id="ac1d6b56a97017eb77820afcd8666ac69" name="ac1d6b56a97017eb77820afcd8666ac69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d6b56a97017eb77820afcd8666ac69">&#9670;&nbsp;</a></span>CQFTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFTGL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] Toggle the indicated bit. Will toggle the value of any SWFLAG with a '1' in the corresponding bit position of this field <br  />
 </p>

</div>
</div>
<a id="aec4b1b60257fac10c14b7bcdf0a1acd0" name="aec4b1b60257fac10c14b7bcdf0a1acd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4b1b60257fac10c14b7bcdf0a1acd0">&#9670;&nbsp;</a></span>CQIRQMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQIRQMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..16] Mask the bits used to generate the command queue interrupt. A '1' in the bit position will enable the pause event to trigger the interrupt, if the CQWT_int interrupt is enabled. Bits definitions are the same as CQPAUSE <br  />
 </p>

</div>
</div>
<a id="adc8a5db50fa68824b28965448981abd5" name="adc8a5db50fa68824b28965448981abd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8a5db50fa68824b28965448981abd5">&#9670;&nbsp;</a></span>CQPAUSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPAUSED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Command queue is paused due to an active event enabled in the PAUSEEN register. The interrupt is posted when the event is enabled within the PAUSEEN register, the mask is active in the CQIRQMASK field and the event occurs. <br  />
</p>
<p >[1..1] Command queue operation is currently paused. <br  />
 </p>

</div>
</div>
<a id="a1ec223745e43b70056a4a9cf46326ad9" name="a1ec223745e43b70056a4a9cf46326ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec223745e43b70056a4a9cf46326ad9">&#9670;&nbsp;</a></span>CQPAUSEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPAUSEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000023C) Enables a flag to pause an active command queue operation. If a bit is '1' and the corresponding bit in the CQFLAG register is '1', CQ processing will halt until either value is changed to '0'. <br  />
 </p>

</div>
</div>
<a id="a9f75994622d19bb475095599161eb18f" name="a9f75994622d19bb475095599161eb18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f75994622d19bb475095599161eb18f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQPAUSEEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89d8028d04c7ffb3621335ab33377299" name="a89d8028d04c7ffb3621335ab33377299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d8028d04c7ffb3621335ab33377299">&#9670;&nbsp;</a></span>CQPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Enables the specified event to pause command processing when active <br  />
 </p>

</div>
</div>
<a id="a290d7ff379b4dcda20249c74af362452" name="a290d7ff379b4dcda20249c74af362452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a290d7ff379b4dcda20249c74af362452">&#9670;&nbsp;</a></span>CQPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Sets the Priority of the command queue dma request <br  />
 </p>

</div>
</div>
<a id="aa85c3e7f65562daa3e973c15ab4fc222" name="aa85c3e7f65562daa3e973c15ab4fc222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85c3e7f65562daa3e973c15ab4fc222">&#9670;&nbsp;</a></span>CQSETCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQSETCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000238) Set/Clear the command queue software pause flags on a per-bit basis. Contains 3 fields, allowing for setting, clearing or toggling the value in the software flags. Priority when the same bitis enabled in each field is toggle, then set, then clear. <br  />
 </p>

</div>
</div>
<a id="a3f6378d154030f6797ed0a1707793062" name="a3f6378d154030f6797ed0a1707793062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6378d154030f6797ed0a1707793062">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQSETCLEAR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd77c5022781aa4335696a134aee4036" name="acd77c5022781aa4335696a134aee4036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd77c5022781aa4335696a134aee4036">&#9670;&nbsp;</a></span>CQSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000230) Provides the status of the command queue operation. If the command queue is disabled, these bits will be cleared. The bits are read only <br  />
 </p>

</div>
</div>
<a id="a06c6cab65169415418c6b663b0e25263" name="a06c6cab65169415418c6b663b0e25263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c6cab65169415418c6b663b0e25263">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa37906d3ee69d62907e9a94a73f899c0" name="aa37906d3ee69d62907e9a94a73f899c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37906d3ee69d62907e9a94a73f899c0">&#9670;&nbsp;</a></span>CQTIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQTIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Command queue Transfer In Progress indicator. 1 will indicate that a CQ transfer is active and this will remain active even when paused waiting for external event. <br  />
 </p>

</div>
</div>
<a id="ae8cc13473d0be260507ba90d1bbb0ade" name="ae8cc13473d0be260507ba90d1bbb0ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8cc13473d0be260507ba90d1bbb0ade">&#9670;&nbsp;</a></span>CQUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQUPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] CQ write operation performed a register write with the register address bit 0 set to 1. The low address bits in the CQ address fields are unused and bit 0 can be used to trigger an interrupt to indicate when this register write is performed by the CQ operation. <br  />
 </p>

</div>
</div>
<a id="abcd927ec1ef5148218b01c933456b450" name="abcd927ec1ef5148218b01c933456b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd927ec1ef5148218b01c933456b450">&#9670;&nbsp;</a></span>CTRLSPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRLSPARE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] Spare control. Currently unassigned <br  />
 </p>

</div>
</div>
<a id="ae19e5d491f869f1cfdebd58b4158a06a" name="ae19e5d491f869f1cfdebd58b4158a06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19e5d491f869f1cfdebd58b4158a06a">&#9670;&nbsp;</a></span>CTSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..8] The current number of bytes still to be transferred with this command. This field will count down to zero. <br  />
 </p>

</div>
</div>
<a id="ae16608a6a4db49e9a99b4fe8cafadc4e" name="ae16608a6a4db49e9a99b4fe8cafadc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16608a6a4db49e9a99b4fe8cafadc4e">&#9670;&nbsp;</a></span>DBGDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..3] Debug control for various options. DBGDATA[1:0] is used to select between different debug data available in the DBG0 and DBG1 registers. <br  />
 </p>

</div>
</div>
<a id="ae09628629e11494c468ec769d1438e5b" name="ae09628629e11494c468ec769d1438e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09628629e11494c468ec769d1438e5b">&#9670;&nbsp;</a></span>DBGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Debug Enable. Setting bit will enable the update of data within this register, otherwise it is clock gated for power savings <br  />
 </p>

</div>
</div>
<a id="aaa82381bd0d3c3dc700f7c6c39b458ee" name="aaa82381bd0d3c3dc700f7c6c39b458ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa82381bd0d3c3dc700f7c6c39b458ee">&#9670;&nbsp;</a></span>DCMDCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCMDCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Triggered DMA from Command complete event. Bit is read only and can be cleared by disabling the DCMDCMP trigger enable or by disabling DMA. <br  />
 </p>

</div>
</div>
<a id="a2b1349052222ffd6be50c4b992d82f26" name="a2b1349052222ffd6be50c4b992d82f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1349052222ffd6be50c4b992d82f26">&#9670;&nbsp;</a></span>DCMDCMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCMDCMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Trigger DMA upon command complete. Enables the trigger of the DMA when a command is completed. When this event is triggered, the number of words transferred will be the lesser of the remaining TOTCOUNT bytes, or <br  />
 </p>

</div>
</div>
<a id="a93bb97be47f99559f718d7426a6690ef" name="a93bb97be47f99559f718d7426a6690ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bb97be47f99559f718d7426a6690ef">&#9670;&nbsp;</a></span>DCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] DMA Complete. Processing of the DMA operation has completed and the DMA submodule is returned into the idle state <br  />
 </p>

</div>
</div>
<a id="a99ed3bb94a3f50c335a8d9c4c10d310e" name="a99ed3bb94a3f50c335a8d9c4c10d310e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ed3bb94a3f50c335a8d9c4c10d310e">&#9670;&nbsp;</a></span>DCXCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCXCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000124) Enables transmission of DCX signal with SPI transactions and selects which CE signals will be used to transmit the DCX signal. <br  />
 </p>

</div>
</div>
<a id="ad5047b3d20ee6372b17d3ae6ae57f27b" name="ad5047b3d20ee6372b17d3ae6ae57f27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5047b3d20ee6372b17d3ae6ae57f27b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DCXCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dc76490ddf8ee6b79f5c95a8b1e4a56" name="a4dc76490ddf8ee6b79f5c95a8b1e4a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc76490ddf8ee6b79f5c95a8b1e4a56">&#9670;&nbsp;</a></span>DCXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCXEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Global enable of the DCX function. Setting to 1 will enable the generation of the DCX signal, which will assert when sending the offset bytes of the SPI transaction. <br  />
 </p>

</div>
</div>
<a id="ae1ca93b23cde8a8c373ff440cc287beb" name="ae1ca93b23cde8a8c373ff440cc287beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ca93b23cde8a8c373ff440cc287beb">&#9670;&nbsp;</a></span>DCXSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCXSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Selects the CE channel used to convey the DCX function. The select is bitwise encoded, with bit 0 = 1 enabling CE0 for DCX transmission, bit 1 = 1 enableing CE1 for DCX transmission, etc. If the CE used for the SPI transaction is set, it will be ignored and used as the transaction CE instead. Multiple CE channels can be selected at once. To enable the DCX signal to be transmitted out of the chip, the corresponding pin mux function must be enabled in the GPIO logic as well. <br  />
 </p>

</div>
</div>
<a id="a976a7aae58ad530647c0759fe18f02d5" name="a976a7aae58ad530647c0759fe18f02d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976a7aae58ad530647c0759fe18f02d5">&#9670;&nbsp;</a></span>DERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] DMA Error encountered during the processing of the DMA command. The DMA error could occur when the memory access specified in the DMA operation is not available or incorrectly specified. <br  />
 </p>

</div>
</div>
<a id="a3253b0687410fbc91426c7680cead96d" name="a3253b0687410fbc91426c7680cead96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3253b0687410fbc91426c7680cead96d">&#9670;&nbsp;</a></span>DEVADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] I2C address of the device that the Master will use to target for read/write operations. This can be either a 7b or 10b address. <br  />
 </p>

</div>
</div>
<a id="ac376736917ad3501789b86d6717c20cb" name="ac376736917ad3501789b86d6717c20cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac376736917ad3501789b86d6717c20cb">&#9670;&nbsp;</a></span>DEVCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C4) Contains the I2C device address. <br  />
 </p>

</div>
</div>
<a id="aa3c5065c3e49d39ae13066080bdf4ef3" name="aa3c5065c3e49d39ae13066080bdf4ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c5065c3e49d39ae13066080bdf4ef3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEVCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d01ac767696f5a78c5647915e133a33" name="a3d01ac767696f5a78c5647915e133a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d01ac767696f5a78c5647915e133a33">&#9670;&nbsp;</a></span>DINDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DINDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Delay tap to use for the input signal (MISO). This gives more hold time on the input data. <br  />
 </p>

</div>
</div>
<a id="aa6306e075b494067f5c125a1d6cf8d6e" name="aa6306e075b494067f5c125a1d6cf8d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6306e075b494067f5c125a1d6cf8d6e">&#9670;&nbsp;</a></span>DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIV3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Enable divide by 3 of the source IOCLK. Division by 3 is done before the DIVEN programmable divider, and if enabledwill provide the divided by 3 clock as the source to the programmable divider. <br  />
 </p>

</div>
</div>
<a id="ae96902986ac15027087b7cfb25785097" name="ae96902986ac15027087b7cfb25785097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96902986ac15027087b7cfb25785097">&#9670;&nbsp;</a></span>DIVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Enable clock division by TOTPER and LOWPER <br  />
 </p>

</div>
</div>
<a id="a8c05b251df0f61b4eb7cb1a4a67cde57" name="a8c05b251df0f61b4eb7cb1a4a67cde57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c05b251df0f61b4eb7cb1a4a67cde57">&#9670;&nbsp;</a></span>DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000218) Configuration control of the DMA process, including the direction of DMA, and enablement of DMA <br  />
 </p>

</div>
</div>
<a id="a53df0c9a0e0361091d36554dbbf3ac2a" name="a53df0c9a0e0361091d36554dbbf3ac2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53df0c9a0e0361091d36554dbbf3ac2a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMACFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f2defb77214ab81e5879a2752a5cf8" name="ad9f2defb77214ab81e5879a2752a5cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f2defb77214ab81e5879a2752a5cf8">&#9670;&nbsp;</a></span>DMACPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] DMA Transfer Complete. This signals the end of the DMA operation. This bit can be cleared by writing to 0, and will also be cleared when a new DMA is started. <br  />
 </p>

</div>
</div>
<a id="ab590054ed24f0f1cdbf5eb67cea38a62" name="ab590054ed24f0f1cdbf5eb67cea38a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab590054ed24f0f1cdbf5eb67cea38a62">&#9670;&nbsp;</a></span>DMADIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Direction <br  />
 </p>

</div>
</div>
<a id="aa6a5c08428a102eb6b8b0a27076c474e" name="aa6a5c08428a102eb6b8b0a27076c474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5c08428a102eb6b8b0a27076c474e">&#9670;&nbsp;</a></span>DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Enable. Setting this bit to EN will start the DMA operation. This should be the last DMA related register set prior to issuing the command <br  />
 </p>

</div>
</div>
<a id="ac4e3e7724ffa375d9bd06133cd5a58b8" name="ac4e3e7724ffa375d9bd06133cd5a58b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e3e7724ffa375d9bd06133cd5a58b8">&#9670;&nbsp;</a></span>DMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DMA Error. This active high bit signals an error was encountered during the DMA operation. The bit can be cleared by writing to 0. Once set, this bit will remain set until cleared by software. <br  />
 </p>

</div>
</div>
<a id="a3468774c0e59b6fd41c7daf5254b2302" name="a3468774c0e59b6fd41c7daf5254b2302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3468774c0e59b6fd41c7daf5254b2302">&#9670;&nbsp;</a></span>DMAPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Sets the Priority of the DMA request <br  />
 </p>

</div>
</div>
<a id="a0bee0573c3bff963f74ceb8f5cb0f3e4" name="a0bee0573c3bff963f74ceb8f5cb0f3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bee0573c3bff963f74ceb8f5cb0f3e4">&#9670;&nbsp;</a></span>DMASTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000224) Status of the DMA operation currently in progress. <br  />
 </p>

</div>
</div>
<a id="a9d4f44eacd6f7689c16f41da927e649b" name="a9d4f44eacd6f7689c16f41da927e649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4f44eacd6f7689c16f41da927e649b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f28d006b45035ef5b3e27b8a01ad416" name="a5f28d006b45035ef5b3e27b8a01ad416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f28d006b45035ef5b3e27b8a01ad416">&#9670;&nbsp;</a></span>DMATARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000220) The source or destination address internal the SRAM for the DMA data. For write operations, this can only be SRAM data (ADDR bit 28 = 1); For read operations, this can ve either SRAM or FLASH (ADDR bit 28 = 0) <br  />
 </p>

</div>
</div>
<a id="a3bdc7fed3acaa354d02f37437829362b" name="a3bdc7fed3acaa354d02f37437829362b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdc7fed3acaa354d02f37437829362b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATARGADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619e7d86aa6b463d6fd598e49ffac412" name="a619e7d86aa6b463d6fd598e49ffac412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619e7d86aa6b463d6fd598e49ffac412">&#9670;&nbsp;</a></span>DMATIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Transfer In Progress indicator. 1 will indicate that a DMA transfer is active. The DMA transfer may be waiting on data, transferring data, or waiting for priority.All of these will be indicated with a 1. A 0 will indicate that the DMA is fully complete and no further transactions will be done. This bit is read only. <br  />
 </p>

</div>
</div>
<a id="ab4ae122be6202e97102e4ccfb3efb0dc" name="ab4ae122be6202e97102e4ccfb3efb0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ae122be6202e97102e4ccfb3efb0dc">&#9670;&nbsp;</a></span>DMATOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000021C) Contains the number of bytes to be transferred for this DMA transaction. This register is decremented as the data is transferred, and will be 0 at the completion of the DMA operation. <br  />
 </p>

</div>
</div>
<a id="a07e7348aa9ef3dd8a9886b4772ae1d36" name="a07e7348aa9ef3dd8a9886b4772ae1d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e7348aa9ef3dd8a9886b4772ae1d36">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATOTCOUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91e460213bd6a57db68ec799cab611b6" name="a91e460213bd6a57db68ec799cab611b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e460213bd6a57db68ec799cab611b6">&#9670;&nbsp;</a></span>DMATRIGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATRIGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000210) Provides control on which event will trigger the DMA transfer after the DMA operation is setup and enabled. The trigger event will cause a number of bytes (depending on trigger event) to betransferred via the DMA operation, and can be used to adjust the latency of data to/from the IOM module to/from the dma target. DMA transfers are broken into smaller transfers internally of up to16 bytes each, and multiple trigger events can be used to complete the entire programmed DMA transfer. <br  />
 </p>

</div>
</div>
<a id="accffa5f61e965a5b56086223643a0946" name="accffa5f61e965a5b56086223643a0946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accffa5f61e965a5b56086223643a0946">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATRIGEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbb0256b10cde8fc4329f9541dee0210" name="adbb0256b10cde8fc4329f9541dee0210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb0256b10cde8fc4329f9541dee0210">&#9670;&nbsp;</a></span>DMATRIGSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATRIGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000214) Provides the status of trigger events that have occurred for the transaction. Some of the bits are read only and some can be reset via a write of 0. <br  />
 </p>

</div>
</div>
<a id="ae0f19a0a383959b787f261a87f0690f9" name="ae0f19a0a383959b787f261a87f0690f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f19a0a383959b787f261a87f0690f9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATRIGSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfafafccb5e3ce64c89745f07fe0af63" name="adfafafccb5e3ce64c89745f07fe0af63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfafafccb5e3ce64c89745f07fe0af63">&#9670;&nbsp;</a></span>DOUTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DOUTDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..27] Delay tap to use for the output signal (MOSI). This give more hold time on the output data <br  />
 </p>

</div>
</div>
<a id="a55f8cadb489eafff7fb1626bc1a0f58e" name="a55f8cadb489eafff7fb1626bc1a0f58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f8cadb489eafff7fb1626bc1a0f58e">&#9670;&nbsp;</a></span>DPWROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPWROFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Power off module after DMA is complete. If this bit is active, the module will request to power off the supply it is attached to. If there are other units still requiring power from the same domain, power down will not be performed. <br  />
 </p>

</div>
</div>
<a id="a2e66bdb2923c5e77e634c3ae3e4bd8d5" name="a2e66bdb2923c5e77e634c3ae3e4bd8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e66bdb2923c5e77e634c3ae3e4bd8d5">&#9670;&nbsp;</a></span>DTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Triggered DMA from THR event. Bit is read only and can be cleared by disabling the DTHR trigger enable or by disabling DMA. <br  />
 </p>

</div>
</div>
<a id="ab4db165a6ea71dfa134fbae8103e6346" name="ab4db165a6ea71dfa134fbae8103e6346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4db165a6ea71dfa134fbae8103e6346">&#9670;&nbsp;</a></span>DTHREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTHREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Trigger DMA upon THR level reached. For M2P DMA operations (IOM writes), the trigger will assert when the write FIFO has (WTHR/4) number of words free in the write FIFO, and will transfer (WTHR/4) number of wordsor, if the number of words left to transfer is less than the WTHR value, will transfer the remaining byte count.For P2M DMA operations, the trigger will assert when the read FIFO has (RTHR/4) words available in the read FIFO, and will transfer (RTHR/4) words to SRAM. This trigger will NOT asser <br  />
 </p>

</div>
</div>
<a id="a1e5863aa5a41ff496cf2e46f732fda58" name="a1e5863aa5a41ff496cf2e46f732fda58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5863aa5a41ff496cf2e46f732fda58">&#9670;&nbsp;</a></span>DTOTCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTOTCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DMA triggered when DCMDCMP = 0, and the amount of data in the FIFO was enough to complete the DMA operation (greater than or equal to current TOTCOUNT) when the command completed. This trigger is default active when the DCMDCMP trigger isdisabled and there is enough data in the FIFO to complete the DMA operation. <br  />
 </p>

</div>
</div>
<a id="a91d873c7aad516af456539a184baa8c0" name="a91d873c7aad516af456539a184baa8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d873c7aad516af456539a184baa8c0">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Bit has been deprecated. Please refer to the other error indicators. This will always return 0. <br  />
 </p>

</div>
</div>
<a id="a44ddda554489548ac7b973d74988db61" name="a44ddda554489548ac7b973d74988db61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddda554489548ac7b973d74988db61">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Provides direct random access to both input and output fifos. The state of the FIFO is not distured by reading these locations (ie no POP will be done). FIFO0 is accessible from addresses 0x0 - 0x1C, and is used for data outuput from the IOM to external devices. These FIFO locations can be read and written directly.FIFO locations 0x20 - 0x3C provide read only access to the input fifo. These FIFO locations cannot be directly written by the MCU, and are updated only by the internal hardware. <br  />
</p>
<p >[31..0] FIFO direct access. Only locations 0 - 3F will return valid information. <br  />
 </p>

</div>
</div>
<a id="aebcb74db3bd86ee13d48c5b1a309d663" name="aebcb74db3bd86ee13d48c5b1a309d663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebcb74db3bd86ee13d48c5b1a309d663">&#9670;&nbsp;</a></span>FIFO0REM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO0REM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] The number of remaining data bytes slots currently in FIFO 0 (written by MCU, read by interface) <br  />
 </p>

</div>
</div>
<a id="a57022b0fabab368fd9cf9087fbab0ea3" name="a57022b0fabab368fd9cf9087fbab0ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57022b0fabab368fd9cf9087fbab0ea3">&#9670;&nbsp;</a></span>FIFO0SIZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO0SIZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] The number of valid data bytes currently in the FIFO 0 (written by MCU, read by interface) <br  />
 </p>

</div>
</div>
<a id="a2452b09bffb13a3069177fa2222302f8" name="a2452b09bffb13a3069177fa2222302f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2452b09bffb13a3069177fa2222302f8">&#9670;&nbsp;</a></span>FIFO1REM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO1REM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] The number of remaining data bytes slots currently in FIFO 1 (written by interface, read by MCU) <br  />
 </p>

</div>
</div>
<a id="a6f9ac01d075065053f3db7466b9ba21e" name="a6f9ac01d075065053f3db7466b9ba21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9ac01d075065053f3db7466b9ba21e">&#9670;&nbsp;</a></span>FIFO1SIZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO1SIZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] The number of valid data bytes currently in FIFO 1 (written by interface, read by MCU) <br  />
 </p>

</div>
</div>
<a id="a622ade5f976529d1e4fe62b36fed2b41" name="a622ade5f976529d1e4fe62b36fed2b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622ade5f976529d1e4fe62b36fed2b41">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe229791dd82cf47b1ebd654c3baa430" name="afe229791dd82cf47b1ebd654c3baa430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe229791dd82cf47b1ebd654c3baa430">&#9670;&nbsp;</a></span>FIFOCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000110) Provides controls for the operation of the internal FIFOs. Contains fields used to control the operation of the POP register, and also controls to reset the internal pointers of the FIFOs. <br  />
 </p>

</div>
</div>
<a id="a0ceee16d912c2b27912b56073001cc7e" name="a0ceee16d912c2b27912b56073001cc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ceee16d912c2b27912b56073001cc7e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af771d22d662439d902b7c91a81c40b6d" name="af771d22d662439d902b7c91a81c40b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af771d22d662439d902b7c91a81c40b6d">&#9670;&nbsp;</a></span>FIFODIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFODIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This register is used to write the FIFORAM in FIFO mode and will cause a push event to occur to the next open slot within the FIFORAM. Writing to this register will cause the write point to increment by 1 word(4 bytes). <br  />
 </p>

</div>
</div>
<a id="ab95a9a95b6152c9c76f3ea42e0ed217e" name="ab95a9a95b6152c9c76f3ea42e0ed217e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95a9a95b6152c9c76f3ea42e0ed217e">&#9670;&nbsp;</a></span>FIFODOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFODOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This register will return the read data indicated by the current read pointer on reads. If the POPWR control bit in the FIFOCTRL register is reset (0), the fifo read pointer will be advanced by one word as a result of the read.If the POPWR bit is set (1), the fifo read pointer will only be advanced after a write operation to this register. The write data is ignored for this register.If less than a even word multiple is available, and the command is completed, the module will return the word containing <br  />
 </p>

</div>
</div>
<a id="a1ea208a3722268d9dc27612a4468398e" name="a1ea208a3722268d9dc27612a4468398e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea208a3722268d9dc27612a4468398e">&#9670;&nbsp;</a></span>FIFOLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOLOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000114) Provides a read only value of the current read and write pointers. This register is read only and can be used alogn with the FIFO direct access method to determine the next data to be used for input and output functions. <br  />
 </p>

</div>
</div>
<a id="a698766177d0a670f465686dd47b72ef8" name="a698766177d0a670f465686dd47b72ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698766177d0a670f465686dd47b72ef8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOLOC_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89af156626793ff9d92e4de7381b379a" name="a89af156626793ff9d92e4de7381b379a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89af156626793ff9d92e4de7381b379a">&#9670;&nbsp;</a></span>FIFOPOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOPOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) Will advance the internal read pointer of the incoming FIFO (FIFO1) when read, if POPWR is not active. If POPWR is active, a write to this register is needed to advance the internal FIFO pointer. <br  />
 </p>

</div>
</div>
<a id="afbef70209e5825cd01f1257463926071" name="afbef70209e5825cd01f1257463926071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbef70209e5825cd01f1257463926071">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOPOP_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93672a2344798ac6180299578344dc9" name="ae93672a2344798ac6180299578344dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93672a2344798ac6180299578344dc9">&#9670;&nbsp;</a></span>FIFOPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) Provides the current valid byte count of data within the FIFO as seen from the internal state machines. FIFO0 is dedicated to outgoing transactions and FIFO1 is dedicated to incoming transactions. All counts are specified in units of bytes. <br  />
 </p>

</div>
</div>
<a id="abc2403e868e37a49b835755f900e5a39" name="abc2403e868e37a49b835755f900e5a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2403e868e37a49b835755f900e5a39">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOPTR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e1f73212a5eda7052fd3db4e466a9a1" name="a9e1f73212a5eda7052fd3db4e466a9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1f73212a5eda7052fd3db4e466a9a1">&#9670;&nbsp;</a></span>FIFOPUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOPUSH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) Will write new data into the outgoing FIFO and advance the internal write pointer. <br  />
 </p>

</div>
</div>
<a id="af7f62a4dcfafa162eca1507a0ad6b7ab" name="af7f62a4dcfafa162eca1507a0ad6b7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f62a4dcfafa162eca1507a0ad6b7ab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOPUSH_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50f25e74909b2b75dbda26d5d02472b4" name="a50f25e74909b2b75dbda26d5d02472b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f25e74909b2b75dbda26d5d02472b4">&#9670;&nbsp;</a></span>FIFORPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFORPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Current FIFO read pointer. Used to index into the incoming FIFO (FIFO1), which is used to store read data returned from external devices during a read operation. <br  />
 </p>

</div>
</div>
<a id="a13f2ebd990a7c2bcae7ce6373b716c2d" name="a13f2ebd990a7c2bcae7ce6373b716c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f2ebd990a7c2bcae7ce6373b716c2d">&#9670;&nbsp;</a></span>FIFORSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFORSTN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Active low manual reset of the fifo. Write to 0 to reset fifo, and then write to 1 to remove the reset. <br  />
 </p>

</div>
</div>
<a id="afeb7a704da73cd313d9a8338287219ab" name="afeb7a704da73cd313d9a8338287219ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb7a704da73cd313d9a8338287219ab">&#9670;&nbsp;</a></span>FIFORTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFORTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] FIFO read threshold in bytes. A value of 0 will disable the read FIFO level from activating the threshold interrupt. If this field is non-zero, it will trigger a threshold interrupt when the read fifo contains FIFORTHR valid bytes of data, as indicated by the FIFO1SIZ field. This is intended to signal when a data transfer of FIFORTHR bytes can be done from the IOM module to the host via the read fifo to support large IOM read operations. <br  />
 </p>

</div>
</div>
<a id="a438a130ed2300ae0ab99fe98d7f4929b" name="a438a130ed2300ae0ab99fe98d7f4929b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438a130ed2300ae0ab99fe98d7f4929b">&#9670;&nbsp;</a></span>FIFOTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) Sets the threshold values for incoming and outgoing transactions. The threshold values are used to assert the interrupt if enabled, and also used during DMA to set the transfer size as a result of DMATHR trigger.The WTHR is used to indicate when there are more than WTHR bytes of open fifo locations available in the outgoing FIFO (FIFO0). The intended use to invoke an interrupt or DMA transfer that will refill the FIFO with a byte count up to this value.The RTHR is used to indicate when t <br  />
 </p>

</div>
</div>
<a id="a8c69bb8e2162cd73d7f9c8f8abb23973" name="a8c69bb8e2162cd73d7f9c8f8abb23973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c69bb8e2162cd73d7f9c8f8abb23973">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOTHR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac95edc789e513c6cd0f272c6b928c1b0" name="ac95edc789e513c6cd0f272c6b928c1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95edc789e513c6cd0f272c6b928c1b0">&#9670;&nbsp;</a></span>FIFOWPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOWPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Current FIFO write pointer. Value is the index into the outgoing FIFO (FIFO0), which is used during write operations to external devices. <br  />
 </p>

</div>
</div>
<a id="ad6f110622232f2b34817b2d7b3abd045" name="ad6f110622232f2b34817b2d7b3abd045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f110622232f2b34817b2d7b3abd045">&#9670;&nbsp;</a></span>FIFOWTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOWTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..8] FIFO write threshold in bytes. A value of 0 will disable the write FIFO level from activating the threshold interrupt. If this field is non-zero, it will trigger a threshold interrupt when the write fifo contains FIFOWTHR free bytes, as indicated by the FIFO0REM field. This is intended to signal when a transfer of FIFOWTHR bytes can be done from the host to the IOM write fifo to support large IOM write operations. <br  />
 </p>

</div>
</div>
<a id="a46f16cb8e3a570270f5d86115c99714b" name="a46f16cb8e3a570270f5d86115c99714b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f16cb8e3a570270f5d86115c99714b">&#9670;&nbsp;</a></span>FOVFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOVFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Write FIFO Overflow interrupt. This occurs when software tries to write to a full fifo. The current operation does not stop. <br  />
 </p>

</div>
</div>
<a id="a78df865665724d2ffe884687c01be62b" name="a78df865665724d2ffe884687c01be62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78df865665724d2ffe884687c01be62b">&#9670;&nbsp;</a></span>FSEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSEDGE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] SCLK edge to transition the frame sync signal. 0 = rising edge, 1 = falling edge <br  />
 </p>

</div>
</div>
<a id="a0ed31e9faba5a0af3ba2bc3a59e8214d" name="a0ed31e9faba5a0af3ba2bc3a59e8214d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed31e9faba5a0af3ba2bc3a59e8214d">&#9670;&nbsp;</a></span>FSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..8] Select the input clock frequency. <br  />
 </p>

</div>
</div>
<a id="a55ccdede47d61a594b6e3049fb931f63" name="a55ccdede47d61a594b6e3049fb931f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ccdede47d61a594b6e3049fb931f63">&#9670;&nbsp;</a></span>FSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..0] The length of frame sync pulse <br  />
 </p>

</div>
</div>
<a id="aa969c98b70f8ae70a3c27fcfe96c6bbb" name="aa969c98b70f8ae70a3c27fcfe96c6bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa969c98b70f8ae70a3c27fcfe96c6bbb">&#9670;&nbsp;</a></span>FSOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Signed offset for start of frame sync. Range of -8 (0xF) to 7 (0x7) <br  />
 </p>

</div>
</div>
<a id="a9c8fdb6c63e50a7555a6aaa1b674079d" name="a9c8fdb6c63e50a7555a6aaa1b674079d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8fdb6c63e50a7555a6aaa1b674079d">&#9670;&nbsp;</a></span>FSPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Polarity of frame sync signal 0 indicates the frame sync will start low, then transition to high at the FSOFFSET</p><ul>
<li>FSLEN time <br  />
 </li>
</ul>

</div>
</div>
<a id="a3592b3d8b49e6d5841c0792743077f2b" name="a3592b3d8b49e6d5841c0792743077f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3592b3d8b49e6d5841c0792743077f2b">&#9670;&nbsp;</a></span>FULLDUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FULLDUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enables full duplex mode for Master SPI write operations. Data will be captured simultaneously into the read fifo <br  />
 </p>

</div>
</div>
<a id="a1ff10d264b5bbedd11486df3a05ec349" name="a1ff10d264b5bbedd11486df3a05ec349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff10d264b5bbedd11486df3a05ec349">&#9670;&nbsp;</a></span>FUNDFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNDFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Read FIFO Underflow interrupt. This occurs when software tries to pop from an empty fifo. <br  />
 </p>

</div>
</div>
<a id="a94d5bb8d597805502b39d1d1ab52b3d0" name="a94d5bb8d597805502b39d1d1ab52b3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d5bb8d597805502b39d1d1ab52b3d0">&#9670;&nbsp;</a></span>I2CLSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2CLSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Direction of data transmit and receive, MSB(0) or LSB(1) first. Default per I2C specification is MSB first. This applies to both read and write data, and read data will be bit <br  />
 </p>

</div>
</div>
<a id="a54208152d23a89ef8b8508a1edaafeb5" name="a54208152d23a89ef8b8508a1edaafeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54208152d23a89ef8b8508a1edaafeb5">&#9670;&nbsp;</a></span>I2SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000304) Sets the clock source for I2S and ASRC functions <br  />
 </p>

</div>
</div>
<a id="aeb2ace252bd5af10f214dda39f179dd2" name="aeb2ace252bd5af10f214dda39f179dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2ace252bd5af10f214dda39f179dd2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SCLK_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c6b886e2dacac7042b0ba7911ba0f52" name="a5c6b886e2dacac7042b0ba7911ba0f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6b886e2dacac7042b0ba7911ba0f52">&#9670;&nbsp;</a></span>I2SCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] Selection of I2S clock source0 : HFRC based clock1 : AUDCLK based clock2 : EXTERNAL clock input3: Reserved <br  />
 </p>

</div>
</div>
<a id="af59e4958043398138b845cfb02e4c551" name="af59e4958043398138b845cfb02e4c551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59e4958043398138b845cfb02e4c551">&#9670;&nbsp;</a></span>I2SCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000300) Sets the operation mode of the I2S master slave module <br  />
 </p>

</div>
</div>
<a id="a535ea5a716cf32ff3f81973c82f93a50" name="a535ea5a716cf32ff3f81973c82f93a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535ea5a716cf32ff3f81973c82f93a50">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcdd5852c8a02bf43544d7e1ea377198" name="adcdd5852c8a02bf43544d7e1ea377198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcdd5852c8a02bf43544d7e1ea377198">&#9670;&nbsp;</a></span>I2SEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Setting this bit will start the I2S master/slave module <br  />
 </p>

</div>
</div>
<a id="a9166b7cfedaed6ec575036602afd2c42" name="a9166b7cfedaed6ec575036602afd2c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9166b7cfedaed6ec575036602afd2c42">&#9670;&nbsp;</a></span>I2SFSCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SFSCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000308) Sets the parameter for generation of the frame sync signal <br  />
 </p>

</div>
</div>
<a id="a81ffc2934aee17900c9df26cb8b5d481" name="a81ffc2934aee17900c9df26cb8b5d481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ffc2934aee17900c9df26cb8b5d481">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SFSCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf5818acd8cf5697300a9706dd613d99" name="adf5818acd8cf5697300a9706dd613d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5818acd8cf5697300a9706dd613d99">&#9670;&nbsp;</a></span>IACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] illegal FIFO access interrupt. Asserted when there is a overflow or underflow event <br  />
 </p>

</div>
</div>
<a id="acaf7b9197701869202b6c5ad24ea3ba5" name="acaf7b9197701869202b6c5ad24ea3ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf7b9197701869202b6c5ad24ea3ba5">&#9670;&nbsp;</a></span>ICMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] illegal command interrupt. Asserted when a command is written when an active command is in progress. <br  />
 </p>

</div>
</div>
<a id="a6e1b13d548f0dd01e56bf23119690696" name="a6e1b13d548f0dd01e56bf23119690696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1b13d548f0dd01e56bf23119690696">&#9670;&nbsp;</a></span>IDLEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDLEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] indicates if the active I/O state machine is IDLE. Note</p><ul>
<li>The state machine could be in idle state due to holdoffs from data availability, or as the command gets propagated into the logic from the registers. <br  />
 </li>
</ul>

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a51f033d1827b859ea6ad6d3b3a4119df" name="a51f033d1827b859ea6ad6d3b3a4119df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f033d1827b859ea6ad6d3b3a4119df">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a13cf37e4f06228df130d4ee78e8367ec" name="a13cf37e4f06228df130d4ee78e8367ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13cf37e4f06228df130d4ee78e8367ec">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a946ebc13581cafc1ca50aeeebd7aa703" name="a946ebc13581cafc1ca50aeeebd7aa703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946ebc13581cafc1ca50aeeebd7aa703">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a3a23863fb22ffc93e7760c69cbe82777" name="a3a23863fb22ffc93e7760c69cbe82777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a23863fb22ffc93e7760c69cbe82777">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dbc1decf288d18a796dc2e5152c170a" name="a3dbc1decf288d18a796dc2e5152c170a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbc1decf288d18a796dc2e5152c170a">&#9670;&nbsp;</a></span>IOCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable for the interface clock. Must be enabled prior to executing any IO operations. <br  />
 </p>

</div>
</div>
<a id="a54d34f160ea5e2156f60ad3987257bf5" name="a54d34f160ea5e2156f60ad3987257bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d34f160ea5e2156f60ad3987257bf5">&#9670;&nbsp;</a></span>IOCLKON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOCLKON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] IOCLK debug clock control. Enable IO_CLK to be active when this bit is '1'. Otherwise, the clock is controlled with gating from the logic as needed. <br  />
 </p>

</div>
</div>
<a id="aad9708b4a6d63c19010abbbde2e05a64" name="aad9708b4a6d63c19010abbbde2e05a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9708b4a6d63c19010abbbde2e05a64">&#9670;&nbsp;</a></span>IOMDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOMDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000388) Debug control <br  />
 </p>

</div>
</div>
<a id="a192fbe3086b66a0e54c06f70cffb5700" name="a192fbe3086b66a0e54c06f70cffb5700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192fbe3086b66a0e54c06f70cffb5700">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOMDBG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a740c727f0a97e67efd658d1bb3289eb3" name="a740c727f0a97e67efd658d1bb3289eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740c727f0a97e67efd658d1bb3289eb3">&#9670;&nbsp;</a></span>LOWPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOWPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Clock low clock count minus 1. This provides the number of clocks the divided clock will be low when the DIVEN = 1.Only applicable when DIVEN = 1. <br  />
 </p>

</div>
</div>
<a id="a2a144df2b21711620c5df5e89a50cbee" name="a2a144df2b21711620c5df5e89a50cbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a144df2b21711620c5df5e89a50cbee">&#9670;&nbsp;</a></span>LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LSBFIRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] LSB first (1) or MSB first (0) <br  />
 </p>

</div>
</div>
<a id="a61845755421f53c00a8fc7d1e33ee14d" name="a61845755421f53c00a8fc7d1e33ee14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61845755421f53c00a8fc7d1e33ee14d">&#9670;&nbsp;</a></span>MI2CCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MI2CCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C0) Controls the configuration of the I2C bus master. <br  />
 </p>

</div>
</div>
<a id="ac7528ccd066d325a2f41c15d215e6f50" name="ac7528ccd066d325a2f41c15d215e6f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7528ccd066d325a2f41c15d215e6f50">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MI2CCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cd2479c39a5368b00c76a602cd7f334" name="a4cd2479c39a5368b00c76a602cd7f334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd2479c39a5368b00c76a602cd7f334">&#9670;&nbsp;</a></span>MI2CRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MI2CRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Not used. To reset the module, toggle the SMOD_EN for the module <br  />
 </p>

</div>
</div>
<a id="a5789afc3b89902b3a021baf3b9ff2521" name="a5789afc3b89902b3a021baf3b9ff2521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5789afc3b89902b3a021baf3b9ff2521">&#9670;&nbsp;</a></span>MOSIINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MOSIINV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Inverts MOSI when flow control is enabled. <br  />
 </p>

</div>
</div>
<a id="a650396f7758f1122bfa8bd0cb300cdf2" name="a650396f7758f1122bfa8bd0cb300cdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650396f7758f1122bfa8bd0cb300cdf2">&#9670;&nbsp;</a></span>MSPICFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSPICFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000280) Controls the configuration of the SPI master module, including POL/PHA, LSB, flow control, and delays for MISO and MOSI <br  />
 </p>

</div>
</div>
<a id="a0639d62299d09f884874b43447380ee0" name="a0639d62299d09f884874b43447380ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0639d62299d09f884874b43447380ee0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MSPICFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a223466d8dfb27982d97e9f160d0925f9" name="a223466d8dfb27982d97e9f160d0925f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a223466d8dfb27982d97e9f160d0925f9">&#9670;&nbsp;</a></span>MSPIFLGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSPIFLGSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] Selects the MPSI modules used for sourcing the CQFLAG [11:8]. <br  />
 </p>

</div>
</div>
<a id="a722ad12c8d6f3acab4d23a0e68855312" name="a722ad12c8d6f3acab4d23a0e68855312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722ad12c8d6f3acab4d23a0e68855312">&#9670;&nbsp;</a></span>MSPIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSPIRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] Not used. To reset the module, toggle the SMOD_EN for the module <br  />
 </p>

</div>
</div>
<a id="a5fa2aa4a3325d3aa4c037f62214f582d" name="a5fa2aa4a3325d3aa4c037f62214f582d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa2aa4a3325d3aa4c037f62214f582d">&#9670;&nbsp;</a></span>NAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NAK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] I2C NAK interrupt. Asserted when an unexpected NAK has been received on the I2C bus. <br  />
 </p>

</div>
</div>
<a id="a7ee4a715d707fad4c48d8db3ecb31377" name="a7ee4a715d707fad4c48d8db3ecb31377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee4a715d707fad4c48d8db3ecb31377">&#9670;&nbsp;</a></span>OFFSETCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OFFSETCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..4] Number of offset bytes to use for the command - 0, 1, 2, 3, 4, 5 are valid selections. The second (byte 1),third (byte 2), and forth (byte 3) are read from the OFFSETHI register, and the low order byte is pulled from this register in the OFFSETLO field.Offset bytes are transmitted highest byte first. EG if offsetcnt == 4, OFFSETHI[23:16] will be transmitted first, then OFFSETHI[15:8], then OFFSETHI[7:0] then OFFSETLO.If offsetcnt == 5, OFFSETHI[31:24] will be transmitted, then OFFSETHI[23:0], then O <br  />
 </p>

</div>
</div>
<a id="a94c72f37a471171f51f87ec45cffcb47" name="a94c72f37a471171f51f87ec45cffcb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94c72f37a471171f51f87ec45cffcb47">&#9670;&nbsp;</a></span>OFFSETHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OFFSETHI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000128) High order bytes of offset for IO transaction <br  />
</p>
<p >[31..0] Holds the high order bytes of the byte addressing/offset field to use with IO commands. The number of offset bytes to use is specified in the command register <br  />
 </p>

</div>
</div>
<a id="ab128983eba107742f4fd3aede2dd1f9f" name="ab128983eba107742f4fd3aede2dd1f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab128983eba107742f4fd3aede2dd1f9f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OFFSETHI_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8471e88cc0081e4897b76653e66b0fa7" name="a8471e88cc0081e4897b76653e66b0fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8471e88cc0081e4897b76653e66b0fa7">&#9670;&nbsp;</a></span>OFFSETLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OFFSETLO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] This register holds the low order byte of offset to be used in the transaction. The number of offset bytes to use is set with bits 1:0 of the command. <br  />
 </p>

</div>
</div>
<a id="ab61bf4be6e4fbca46a3ed7cf28cfed01" name="ab61bf4be6e4fbca46a3ed7cf28cfed01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61bf4be6e4fbca46a3ed7cf28cfed01">&#9670;&nbsp;</a></span>POPWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t POPWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Selects the mode in which 'pop' events are done for the fifo read operations. A value of '1' will prevent a pop event on a read operation, and will require a write to the FIFOPOP register to create a pop event.A value of '0' in this register will allow a pop event to occur on the read of the FIFOPOP register, and may cause inadvertant fifo pops when used in a debugging mode. <br  />
 </p>

</div>
</div>
<a id="afdb3d4cb5756bbe50536317e17de3d01" name="afdb3d4cb5756bbe50536317e17de3d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb3d4cb5756bbe50536317e17de3d01">&#9670;&nbsp;</a></span>RDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Enables read mode flow control. <br  />
 </p>

</div>
</div>
<a id="a3582a789bbadc4166cbe9927e90a29f0" name="a3582a789bbadc4166cbe9927e90a29f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3582a789bbadc4166cbe9927e90a29f0">&#9670;&nbsp;</a></span>RDFCPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDFCPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Selects the read flow control signal polarity. <br  />
 </p>

</div>
</div>
<a id="adf2196af16a5f6b6105bed4cdbf43134" name="adf2196af16a5f6b6105bed4cdbf43134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2196af16a5f6b6105bed4cdbf43134">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[63]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ef295a6f62b1523d29f739ef65a9836" name="a7ef295a6f62b1523d29f739ef65a9836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ef295a6f62b1523d29f739ef65a9836">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[52]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0822c05e8c425eea2b5404f5610fee" name="a8c0822c05e8c425eea2b5404f5610fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0822c05e8c425eea2b5404f5610fee">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50b80775be868bb7694c8f24e8da98d" name="aa50b80775be868bb7694c8f24e8da98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50b80775be868bb7694c8f24e8da98d">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5df54a23c08bbe52944a7d09a7d3dfe" name="af5df54a23c08bbe52944a7d09a7d3dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5df54a23c08bbe52944a7d09a7d3dfe">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056f10183bf8621ab4df9e72e31a1345" name="a056f10183bf8621ab4df9e72e31a1345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056f10183bf8621ab4df9e72e31a1345">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5[31]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d2187e1067d4dd35e46093089506f3" name="ac0d2187e1067d4dd35e46093089506f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d2187e1067d4dd35e46093089506f3">&#9670;&nbsp;</a></span>RXTXN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXTXN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Sets the direction of transfer for the I2S module as receive (1) or transmit (0). <br  />
 </p>

</div>
</div>
<a id="a545f4dc2ede9d0dfbecfac6fd0ba52ed" name="a545f4dc2ede9d0dfbecfac6fd0ba52ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545f4dc2ede9d0dfbecfac6fd0ba52ed">&#9670;&nbsp;</a></span>SAMPLESIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SAMPLESIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..9] Sample size of the audio data (transmit only) <br  />
 </p>

</div>
</div>
<a id="ac8a99b6b79402884147b5f7d9017aafa" name="ac8a99b6b79402884147b5f7d9017aafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a99b6b79402884147b5f7d9017aafa">&#9670;&nbsp;</a></span>SCLENDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCLENDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Number of IOCLK cycles to delay the rising edge of the SCL output en (clock will go low on this edge). Used to allow clock shaping. <br  />
 </p>

</div>
</div>
<a id="a4d4987097304ff9f8aed5e3c5ee98e9d" name="a4d4987097304ff9f8aed5e3c5ee98e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4987097304ff9f8aed5e3c5ee98e9d">&#9670;&nbsp;</a></span>SDADLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDADLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] Delay to enable on the SDA output. Values are 0x0-0x3. <br  />
 </p>

</div>
</div>
<a id="ae5842423cccb6041db3aeca8f719369f" name="ae5842423cccb6041db3aeca8f719369f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5842423cccb6041db3aeca8f719369f">&#9670;&nbsp;</a></span>SDAENDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDAENDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Number of IOCLK cycles to delay the SDA output en (all transitions affected). Used to delay data relative to clock <br  />
 </p>

</div>
</div>
<a id="a1120a2c79fbd1928aa095f0e90584987" name="a1120a2c79fbd1928aa095f0e90584987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1120a2c79fbd1928aa095f0e90584987">&#9670;&nbsp;</a></span>SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enables sign extension of data within 32b, 16b or 8b word. <br  />
 </p>

</div>
</div>
<a id="a2dd06c7978e06a86504cd40f1fc8ffe8" name="a2dd06c7978e06a86504cd40f1fc8ffe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd06c7978e06a86504cd40f1fc8ffe8">&#9670;&nbsp;</a></span>SMOD0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMOD0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Submodule 0 enable (1) or disable (0) <br  />
 </p>

</div>
</div>
<a id="afb7b99e11f5d97a0ca17477b53363e7f" name="afb7b99e11f5d97a0ca17477b53363e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7b99e11f5d97a0ca17477b53363e7f">&#9670;&nbsp;</a></span>SMOD0TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMOD0TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..1] Submodule 0 module type. This is the SPI Master interface. <br  />
 </p>

</div>
</div>
<a id="a183a0354a3abf3739074af61cb0008e4" name="a183a0354a3abf3739074af61cb0008e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183a0354a3abf3739074af61cb0008e4">&#9670;&nbsp;</a></span>SMOD1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMOD1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Submodule 1 enable (1) or disable (0) <br  />
 </p>

</div>
</div>
<a id="a7c883d2100161146e08b96b9da11f8ea" name="a7c883d2100161146e08b96b9da11f8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c883d2100161146e08b96b9da11f8ea">&#9670;&nbsp;</a></span>SMOD1TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMOD1TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..5] Submodule 1 module type. This is the I2C Master interface <br  />
 </p>

</div>
</div>
<a id="ac5cd8e36f89e4a305829313b760a683c" name="ac5cd8e36f89e4a305829313b760a683c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5cd8e36f89e4a305829313b760a683c">&#9670;&nbsp;</a></span>SMOD2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMOD2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Submodule 2 enable (1) or disable (0) <br  />
 </p>

</div>
</div>
<a id="a7dd2c0d237d49781722d2e9eb863e348" name="a7dd2c0d237d49781722d2e9eb863e348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd2c0d237d49781722d2e9eb863e348">&#9670;&nbsp;</a></span>SMOD2TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMOD2TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..9] Submodule 2 module type. This is the I2S Master/Slave interface <br  />
 </p>

</div>
</div>
<a id="a117fef6edb022c3c6c51b2621d18079e" name="a117fef6edb022c3c6c51b2621d18079e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117fef6edb022c3c6c51b2621d18079e">&#9670;&nbsp;</a></span>SMPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SMPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Number of Base clk cycles to wait before sampling the SCL clock to determine if a clock stretch event has occured <br  />
 </p>

</div>
</div>
<a id="a328c322af17e31be7848eade3ef6cb3a" name="a328c322af17e31be7848eade3ef6cb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328c322af17e31be7848eade3ef6cb3a">&#9670;&nbsp;</a></span>SPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPHA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Selects SPI phase.IMPORTANT NOTICE: Due to the susceptibility of creating a clock glitch which could cause register corruption, changing SPHA and SPOL bits should be done in separate writes to this register. <br  />
 </p>

</div>
</div>
<a id="a022119b39315ff070998cd3329dc3462" name="a022119b39315ff070998cd3329dc3462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022119b39315ff070998cd3329dc3462">&#9670;&nbsp;</a></span>SPILSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPILSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Selects data transfer as MSB first (0) or LSB first (1) for the data portion of the SPI transaction. The offset bytes are always transmitted MSB first. <br  />
 </p>

</div>
</div>
<a id="aa8a7a451d7b0b48b65276147966552fc" name="aa8a7a451d7b0b48b65276147966552fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a7a451d7b0b48b65276147966552fc">&#9670;&nbsp;</a></span>SPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Selects SPI polarity.IMPORTANT NOTICE: Due to the susceptibility of creating a clock glitch which could cause register corruption, changing SPHA and SPOL bits should be done in separate writes to this register. <br  />
 </p>

</div>
</div>
<a id="a9fa7a98884b05081e75f4e74bd2d94fd" name="a9fa7a98884b05081e75f4e74bd2d94fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa7a98884b05081e75f4e74bd2d94fd">&#9670;&nbsp;</a></span>START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] START command interrupt. Asserted when another master on the bus has signaled a START command. <br  />
 </p>

</div>
</div>
<a id="a04196528d26d25cfa38ab4de2dde0b91" name="a04196528d26d25cfa38ab4de2dde0b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04196528d26d25cfa38ab4de2dde0b91">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000248) IOM Module Status <br  />
 </p>

</div>
</div>
<a id="af442b408ee8dddbd8a9dc7a512d6b478" name="af442b408ee8dddbd8a9dc7a512d6b478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af442b408ee8dddbd8a9dc7a512d6b478">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  STATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af463986e07cb52401dc51a2c0a7fd713" name="af463986e07cb52401dc51a2c0a7fd713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af463986e07cb52401dc51a2c0a7fd713">&#9670;&nbsp;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] STOP command interrupt. Asserted when another master on the bus has signaled a STOP command. <br  />
 </p>

</div>
</div>
<a id="a5fc50e25b8755b4237f4df662500669d" name="a5fc50e25b8755b4237f4df662500669d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc50e25b8755b4237f4df662500669d">&#9670;&nbsp;</a></span>STRDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STRDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Disable detection of clock stretch events smaller than 1 cycle <br  />
 </p>

</div>
</div>
<a id="a4f97bc23ec6fdee8613c4cebf64b2cfa" name="a4f97bc23ec6fdee8613c4cebf64b2cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f97bc23ec6fdee8613c4cebf64b2cfa">&#9670;&nbsp;</a></span>SUBMODCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SUBMODCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000011C) Provides enable for each submodule. Only a sigle submodule can be enabled at one time. <br  />
 </p>

</div>
</div>
<a id="a8dbce8507800a6b105640a2c2d9cc82d" name="a8dbce8507800a6b105640a2c2d9cc82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbce8507800a6b105640a2c2d9cc82d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SUBMODCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f2da104e0f9f321ab609375f7ef84f9" name="a4f2da104e0f9f321ab609375f7ef84f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2da104e0f9f321ab609375f7ef84f9">&#9670;&nbsp;</a></span>TARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..0] Bits [28:0] of the target byte address for source of DMA (either read or write). The address can be any byte alignment, and does not have to be word aligned. In cases of non-word aligned addresses, the DMA logic will take care for ensuring only the target bytes are read/written. <br  />
 </p>

</div>
</div>
<a id="a5457158de3824f04b27616a8f3aa5a2b" name="a5457158de3824f04b27616a8f3aa5a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5457158de3824f04b27616a8f3aa5a2b">&#9670;&nbsp;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] FIFO Threshold interrupt. For write operations, asserted when the number of free bytes in the write FIFO equals or exceeds the WTHR field.For read operations, asserted when the number of valid bytes in the read FIFO equals of exceeds the value set in the RTHR field. <br  />
 </p>

</div>
</div>
<a id="affa33fd1a216c72e9f3abdad6f577e9f" name="affa33fd1a216c72e9f3abdad6f577e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa33fd1a216c72e9f3abdad6f577e9f">&#9670;&nbsp;</a></span>TOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] Triggered DMA from Command complete event occured. Bit is read only and can be cleared by disabling the DTHR trigger enable or by disabling DMA. <br  />
 </p>

</div>
</div>
<a id="a52c21140b0171f0899917a6b08ee13e7" name="a52c21140b0171f0899917a6b08ee13e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c21140b0171f0899917a6b08ee13e7">&#9670;&nbsp;</a></span>TOTPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOTPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] Clock total clock count minus 1. This provides the total period of the divided clock -1 when the DIVEN is active. Thesource clock is selected by FSEL. Only applicable when DIVEN = 1. <br  />
 </p>

</div>
</div>
<a id="a1cf1c3a01cfd07c147afa5fa57ac0111" name="a1cf1c3a01cfd07c147afa5fa57ac0111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf1c3a01cfd07c147afa5fa57ac0111">&#9670;&nbsp;</a></span>TSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..8] Defines the transaction size in bytes. The offset transfer is not included in this size. <br  />
 </p>

</div>
</div>
<a id="ada9f791e83fbe6126fa6672e64137e1e" name="ada9f791e83fbe6126fa6672e64137e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9f791e83fbe6126fa6672e64137e1e">&#9670;&nbsp;</a></span>WTFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] enables write mode flow control. <br  />
 </p>

</div>
</div>
<a id="afe1f4c69d42da80eaf82b0868b9ee820" name="afe1f4c69d42da80eaf82b0868b9ee820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1f4c69d42da80eaf82b0868b9ee820">&#9670;&nbsp;</a></span>WTFCIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTFCIRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Selects the write mode flow control signal. <br  />
 </p>

</div>
</div>
<a id="ada6d3ba1453c8cc3a906ea14ac6e12a8" name="ada6d3ba1453c8cc3a906ea14ac6e12a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6d3ba1453c8cc3a906ea14ac6e12a8">&#9670;&nbsp;</a></span>WTFCPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTFCPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] selects the write flow control signal polarity. The transfers are halted when the selected flow control signal is OPPOSITE polarity of bit. (For example: WTFCPOL = 0 will allow a IRQ=1 to pause transfers). <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_i_o_m0___type.html">IOM0_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
