{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544601523829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544601523829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 15:58:43 2018 " "Processing started: Wed Dec 12 15:58:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544601523829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544601523829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VT_Demo -c VT_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off VT_Demo -c VT_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544601523829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544601524288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "grst GRST tgen.v(26) " "Verilog HDL Declaration information at tgen.v(26): object \"grst\" differs only in case from object \"GRST\" in the same scope" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1544601524358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tgen/tgen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tgen/tgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tgen " "Found entity 1: tgen" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module " "Found entity 1: rx_module" {  } { { "rtl/uart/rx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart/uart.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Found entity 1: tx_module" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_display.v(222) " "Verilog HDL information at lcd_display.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1544601524388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_display/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_display/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_decode/mux_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_decode/mux_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_decode " "Found entity 1: mux_decode" {  } { { "rtl/mux_decode/mux_decode.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/mux_decode/mux_decode.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/switch/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "rtl/switch/timer.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch/switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/switch/switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch/glf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/switch/glf.v" { { "Info" "ISGN_ENTITY_NAME" "1 glf " "Found entity 1: glf" {  } { { "rtl/switch/glf.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkrst/clkrst.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkrst/clkrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/clkrst/clkrst.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VT_Demo.v(211) " "Verilog HDL Module Instantiation warning at VT_Demo.v(211): ignored dangling comma in List of Port Connections" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 211 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vt_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vt_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VT_Demo " "Found entity 1: VT_Demo" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CKH_HALF_WIDTH tgen.v(217) " "Verilog HDL Implicit Net warning at tgen.v(217): created implicit net for \"CKH_HALF_WIDTH\"" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1_f uart.v(58) " "Verilog HDL Implicit Net warning at uart.v(58): created implicit net for \"sw1_f\"" {  } { { "rtl/uart/uart.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rx_Donesig_pos VT_Demo.v(167) " "Verilog HDL Implicit Net warning at VT_Demo.v(167): created implicit net for \"Rx_Donesig_pos\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gas VT_Demo.v(232) " "Verilog HDL Implicit Net warning at VT_Demo.v(232): created implicit net for \"gas\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stv1 VT_Demo.v(237) " "Verilog HDL Implicit Net warning at VT_Demo.v(237): created implicit net for \"stv1\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stv2 VT_Demo.v(238) " "Verilog HDL Implicit Net warning at VT_Demo.v(238): created implicit net for \"stv2\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VT_Demo " "Elaborating entity \"VT_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544601524468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkrst clkrst:u_clkrst " "Elaborating entity \"clkrst\" for hierarchy \"clkrst:u_clkrst\"" {  } { { "rtl/VT_Demo.v" "u_clkrst" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll clkrst:u_clkrst\|mypll:u_mypll " "Elaborating entity \"mypll\" for hierarchy \"clkrst:u_clkrst\|mypll:u_mypll\"" {  } { { "rtl/clkrst/clkrst.v" "u_mypll" { Text "D:/2.6VT/VT_FPGA/rtl/clkrst/clkrst.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/mypll.v" "altpll_component" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component " "Instantiated megafunction \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 140 " "Parameter \"clk0_multiply_by\" = \"140\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 27 " "Parameter \"clk1_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524528 ""}  } { { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544601524528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll_altpll " "Found entity 1: mypll_altpll" {  } { { "db/mypll_altpll.v" "" { Text "D:/2.6VT/VT_FPGA/db/mypll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544601524608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544601524608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll_altpll clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated " "Elaborating entity \"mypll_altpll\" for hierarchy \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:u_switch " "Elaborating entity \"switch\" for hierarchy \"switch:u_switch\"" {  } { { "rtl/VT_Demo.v" "u_switch" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524608 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_ng switch.v(365) " "Verilog HDL Always Construct warning at switch.v(365): inferring latch(es) for variable \"flag_ng\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 365 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544601524608 "|VT_Demo|switch:u_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_ng switch.v(365) " "Inferred latch for \"flag_ng\" at switch.v(365)" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 365 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544601524608 "|VT_Demo|switch:u_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glf switch:u_switch\|glf:u0_glf " "Elaborating entity \"glf\" for hierarchy \"switch:u_switch\|glf:u0_glf\"" {  } { { "rtl/switch/switch.v" "u0_glf" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer switch:u_switch\|glf:u0_glf\|timer:u1_timer " "Elaborating entity \"timer\" for hierarchy \"switch:u_switch\|glf:u0_glf\|timer:u1_timer\"" {  } { { "rtl/switch/glf.v" "u1_timer" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module tx_module:u_tx_module " "Elaborating entity \"tx_module\" for hierarchy \"tx_module:u_tx_module\"" {  } { { "rtl/VT_Demo.v" "u_tx_module" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_rst_cnt tx_module.v(45) " "Verilog HDL or VHDL warning at tx_module.v(45): object \"rxd_rst_cnt\" assigned a value but never read" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544601524628 "|VT_Demo|tx_module:u_tx_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_rst tx_module.v(46) " "Verilog HDL or VHDL warning at tx_module.v(46): object \"rxd_rst\" assigned a value but never read" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544601524638 "|VT_Demo|tx_module:u_tx_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_module.v(79) " "Verilog HDL assignment warning at tx_module.v(79): truncated value with size 32 to match size of target (4)" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544601524638 "|VT_Demo|tx_module:u_tx_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "rtl/VT_Demo.v" "u_uart" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glf uart:u_uart\|glf:u1_glf " "Elaborating entity \"glf\" for hierarchy \"uart:u_uart\|glf:u1_glf\"" {  } { { "rtl/uart/uart.v" "u1_glf" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer uart:u_uart\|glf:u1_glf\|timer:u1_timer " "Elaborating entity \"timer\" for hierarchy \"uart:u_uart\|glf:u1_glf\|timer:u1_timer\"" {  } { { "rtl/switch/glf.v" "u1_timer" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module rx_module:u_rx_module " "Elaborating entity \"rx_module\" for hierarchy \"rx_module:u_rx_module\"" {  } { { "rtl/VT_Demo.v" "u_rx_module" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rx_module.v(158) " "Verilog HDL assignment warning at rx_module.v(158): truncated value with size 32 to match size of target (4)" {  } { { "rtl/uart/rx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/rx_module.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544601524648 "|VT_Demo|rx_module:u_rx_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tgen tgen:u_tgen " "Elaborating entity \"tgen\" for hierarchy \"tgen:u_tgen\"" {  } { { "rtl/VT_Demo.v" "u_tgen" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pat_blc_wht_h tgen.v(170) " "Verilog HDL or VHDL warning at tgen.v(170): object \"pat_blc_wht_h\" assigned a value but never read" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544601524648 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pat_wht_blc_h tgen.v(171) " "Verilog HDL or VHDL warning at tgen.v(171): object \"pat_wht_blc_h\" assigned a value but never read" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544601524648 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_TP_test_a tgen.v(181) " "Verilog HDL warning at tgen.v(181): object flag_TP_test_a used but never assigned" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 181 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1544601524648 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_TP_test_b tgen.v(182) " "Verilog HDL warning at tgen.v(182): object flag_TP_test_b used but never assigned" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 182 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1544601524648 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tgen.v(217) " "Verilog HDL assignment warning at tgen.v(217): truncated value with size 32 to match size of target (1)" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544601524648 "|VT_Demo|tgen:u_tgen"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tgen.v(368) " "Verilog HDL Case Statement information at tgen.v(368): all case item expressions in this case statement are onehot" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 368 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1544601524658 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_TP_test_a 0 tgen.v(181) " "Net \"flag_TP_test_a\" at tgen.v(181) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544601524668 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_TP_test_b 0 tgen.v(182) " "Net \"flag_TP_test_b\" at tgen.v(182) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 182 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544601524668 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "da4_a tgen.v(56) " "Output port \"da4_a\" at tgen.v(56) has no driver" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544601524668 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "da4_din tgen.v(61) " "Output port \"da4_din\" at tgen.v(61) has no driver" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544601524668 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gas tgen.v(25) " "Output port \"gas\" at tgen.v(25) has no driver" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544601524668 "|VT_Demo|tgen:u_tgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_decode mux_decode:u1_mux_decode " "Elaborating entity \"mux_decode\" for hierarchy \"mux_decode:u1_mux_decode\"" {  } { { "rtl/VT_Demo.v" "u1_mux_decode" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:u_lcd_display\"" {  } { { "rtl/VT_Demo.v" "u_lcd_display" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544601524768 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 lcd_display.v(59) " "Net \"mem.data_a\" at lcd_display.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544601524768 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 lcd_display.v(59) " "Net \"mem.waddr_a\" at lcd_display.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544601524768 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 lcd_display.v(59) " "Net \"mem.we_a\" at lcd_display.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544601524768 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[79\] " "Net \"Rx_data\[79\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[79\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[78\] " "Net \"Rx_data\[78\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[78\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[77\] " "Net \"Rx_data\[77\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[77\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[76\] " "Net \"Rx_data\[76\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[76\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[75\] " "Net \"Rx_data\[75\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[75\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[74\] " "Net \"Rx_data\[74\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[74\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[73\] " "Net \"Rx_data\[73\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[73\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[72\] " "Net \"Rx_data\[72\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[72\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[71\] " "Net \"Rx_data\[71\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[71\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[70\] " "Net \"Rx_data\[70\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[70\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[69\] " "Net \"Rx_data\[69\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[69\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[68\] " "Net \"Rx_data\[68\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[68\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[67\] " "Net \"Rx_data\[67\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[67\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[66\] " "Net \"Rx_data\[66\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[66\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[65\] " "Net \"Rx_data\[65\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[65\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[64\] " "Net \"Rx_data\[64\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[64\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[63\] " "Net \"Rx_data\[63\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[63\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[62\] " "Net \"Rx_data\[62\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[62\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[61\] " "Net \"Rx_data\[61\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[61\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[60\] " "Net \"Rx_data\[60\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[60\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[59\] " "Net \"Rx_data\[59\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[59\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[58\] " "Net \"Rx_data\[58\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[58\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[57\] " "Net \"Rx_data\[57\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[57\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[56\] " "Net \"Rx_data\[56\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[56\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[55\] " "Net \"Rx_data\[55\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[55\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[54\] " "Net \"Rx_data\[54\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[54\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[53\] " "Net \"Rx_data\[53\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[53\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[52\] " "Net \"Rx_data\[52\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[52\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[51\] " "Net \"Rx_data\[51\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[51\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[50\] " "Net \"Rx_data\[50\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[50\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[49\] " "Net \"Rx_data\[49\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[49\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[48\] " "Net \"Rx_data\[48\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[48\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524898 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[79\] " "Net \"Rx_data\[79\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[79\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[78\] " "Net \"Rx_data\[78\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[78\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[77\] " "Net \"Rx_data\[77\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[77\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[76\] " "Net \"Rx_data\[76\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[76\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[75\] " "Net \"Rx_data\[75\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[75\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[74\] " "Net \"Rx_data\[74\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[74\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[73\] " "Net \"Rx_data\[73\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[73\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[72\] " "Net \"Rx_data\[72\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[72\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[71\] " "Net \"Rx_data\[71\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[71\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[70\] " "Net \"Rx_data\[70\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[70\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[69\] " "Net \"Rx_data\[69\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[69\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[68\] " "Net \"Rx_data\[68\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[68\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[67\] " "Net \"Rx_data\[67\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[67\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[66\] " "Net \"Rx_data\[66\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[66\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[65\] " "Net \"Rx_data\[65\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[65\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[64\] " "Net \"Rx_data\[64\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[64\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[63\] " "Net \"Rx_data\[63\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[63\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[62\] " "Net \"Rx_data\[62\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[62\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[61\] " "Net \"Rx_data\[61\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[61\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[60\] " "Net \"Rx_data\[60\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[60\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[59\] " "Net \"Rx_data\[59\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[59\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[58\] " "Net \"Rx_data\[58\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[58\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[57\] " "Net \"Rx_data\[57\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[57\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[56\] " "Net \"Rx_data\[56\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[56\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[55\] " "Net \"Rx_data\[55\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[55\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[54\] " "Net \"Rx_data\[54\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[54\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[53\] " "Net \"Rx_data\[53\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[53\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[52\] " "Net \"Rx_data\[52\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[52\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[51\] " "Net \"Rx_data\[51\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[51\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[50\] " "Net \"Rx_data\[50\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[50\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[49\] " "Net \"Rx_data\[49\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[49\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[48\] " "Net \"Rx_data\[48\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[48\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544601524908 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ckh1 mux_decode:u6_mux_decode\|da " "Net \"ckh1\", which fans out to \"mux_decode:u6_mux_decode\|da\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tgen:u_tgen\|ckh4 " "Net is fed by \"tgen:u_tgen\|ckh4\"" {  } { { "rtl/tgen/tgen.v" "ckh4" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 42 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601525240 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tgen:u_tgen\|ckh1 " "Net is fed by \"tgen:u_tgen\|ckh1\"" {  } { { "rtl/tgen/tgen.v" "ckh1" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 39 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601525240 ""}  } { { "rtl/VT_Demo.v" "ckh1" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 118 -1 0 } } { "rtl/mux_decode/mux_decode.v" "da" { Text "D:/2.6VT/VT_FPGA/rtl/mux_decode/mux_decode.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1544601525240 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ckh2 mux_decode:u6_mux_decode\|db " "Net \"ckh2\", which fans out to \"mux_decode:u6_mux_decode\|db\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tgen:u_tgen\|ckh5 " "Net is fed by \"tgen:u_tgen\|ckh5\"" {  } { { "rtl/tgen/tgen.v" "ckh5" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 43 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601525240 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tgen:u_tgen\|ckh2 " "Net is fed by \"tgen:u_tgen\|ckh2\"" {  } { { "rtl/tgen/tgen.v" "ckh2" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601525240 ""}  } { { "rtl/VT_Demo.v" "ckh2" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 119 -1 0 } } { "rtl/mux_decode/mux_decode.v" "db" { Text "D:/2.6VT/VT_FPGA/rtl/mux_decode/mux_decode.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1544601525240 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ckh3 mux_decode:u7_mux_decode\|da " "Net \"ckh3\", which fans out to \"mux_decode:u7_mux_decode\|da\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tgen:u_tgen\|ckh6 " "Net is fed by \"tgen:u_tgen\|ckh6\"" {  } { { "rtl/tgen/tgen.v" "ckh6" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 44 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601525250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tgen:u_tgen\|ckh3 " "Net is fed by \"tgen:u_tgen\|ckh3\"" {  } { { "rtl/tgen/tgen.v" "ckh3" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544601525250 ""}  } { { "rtl/VT_Demo.v" "ckh3" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 120 -1 0 } } { "rtl/mux_decode/mux_decode.v" "da" { Text "D:/2.6VT/VT_FPGA/rtl/mux_decode/mux_decode.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1544601525250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1544601525260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2.6VT/VT_FPGA/output_files/VT_Demo.map.smsg " "Generated suppressed messages file D:/2.6VT/VT_FPGA/output_files/VT_Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1544601525330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 93 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544601525420 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 12 15:58:45 2018 " "Processing ended: Wed Dec 12 15:58:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544601525420 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544601525420 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544601525420 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544601525420 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 93 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 93 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544601526010 ""}
