<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>uvm_sequence_item Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>uvm_sequence_item Class Reference</h1>
<p>Inheritance diagram for class uvm_sequence_item:</p>
 <input id="toggle_uvm_sequence_item" value="+" onclick=toggleDiv("hdiv_uvm_sequence_item","toggle_uvm_sequence_item") title="uvm_sequence_item class inheritence diagram" type="button"/><div id="hdiv_uvm_sequence_item" style="display:none;"><p><center><img src="uvm_sequence_item.png" USEMAP="#uvm_sequence_item" border="0" alt=""> </center>
</div><map id="uvm_sequence_item" name="uvm_sequence_item">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="5,1872,83,1901"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="131,1872,219,1901"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="267,1872,384,1901"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="433,1871,580,1902"/>
<area shape="rect" id="node8" href="class_svt_mem_backdoor_base.html" title="svt_mem_backdoor_base" alt="" coords="631,1605,801,1635"/>
<area shape="rect" id="node12" href="class_svt_sequence_item_base.html" title="svt_sequence_item_base" alt="" coords="632,1819,800,1848"/>
<area shape="rect" id="node70" href="class_uvm_reg_item.html" title="uvm_reg_item" alt="" coords="664,1872,768,1901"/>
<area shape="rect" id="node72" href="class_uvm_sequence_base.html" title="uvm_sequence_base" alt="" coords="644,1925,788,1955"/>
<area shape="rect" id="node268" href="class_uvm_tlm_generic_payload.html" title="uvm_tlm_generic_payload" alt="" coords="631,1979,801,2008"/>
<area shape="rect" id="node10" href="class_svt_mem_system_backdoor.html" title="svt_mem_system_backdoor" alt="" coords="852,1472,1036,1501"/>
<area shape="rect" id="node14" href="class_svt_configuration.html" title="svt_configuration" alt="" coords="884,1525,1004,1555"/>
<area shape="rect" id="node28" href="class_svt_err_check.html" title="svt_err_check" alt="" coords="892,1632,996,1661"/>
<area shape="rect" id="node32" href="class_svt_err_check_stats.html" title="svt_err_check_stats" alt="" coords="875,1685,1013,1715"/>
<area shape="rect" id="node34" href="class_svt_exception.html" title="svt_exception" alt="" coords="893,1739,995,1768"/>
<area shape="rect" id="node40" href="class_svt_exception_list.html" title="svt_exception_list" alt="" coords="881,1792,1007,1821"/>
<area shape="rect" id="node46" href="class_svt_fifo_rate_control.html" title="svt_fifo_rate_control" alt="" coords="875,1845,1013,1875"/>
<area shape="rect" id="node48" href="class_svt_mem.html" title="svt_mem" alt="" coords="907,1899,981,1928"/>
<area shape="rect" id="node50" href="class_svt_pattern_data_carrier.html" title="svt_pattern_data_carrier" alt="" coords="864,1952,1024,1981"/>
<area shape="rect" id="node54" href="class_svt_sequence_item.html" title="svt_sequence_item" alt="" coords="877,2005,1011,2035"/>
<area shape="rect" id="node68" href="class_svt_status.html" title="svt_status" alt="" coords="903,2059,985,2088"/>
<area shape="rect" id="node16" href="class_svt_fifo_rate_control_configuration.html" title="svt_fifo_rate_control_configuration" alt="" coords="1111,1365,1329,1395"/>
<area shape="rect" id="node18" href="class_svt_gpio_configuration.html" title="svt_gpio_configuration" alt="" coords="1144,1419,1296,1448"/>
<area shape="rect" id="node20" href="class_svt_i2c_configuration.html" title="svt_i2c_configuration" alt="" coords="1148,1472,1292,1501"/>
<area shape="rect" id="node24" href="class_svt_i2c_system_configuration.html" title="svt_i2c_system_configuration" alt="" coords="1123,1525,1317,1555"/>
<area shape="rect" id="node26" href="class_svt_i2c_xtor_configuration.html" title="svt_i2c_xtor_configuration" alt="" coords="1133,1579,1307,1608"/>
<area shape="rect" id="node22" href="class_svt_i2c_agent_configuration.html" title="svt_i2c_agent_configuration" alt="" coords="1451,1472,1635,1501"/>
<area shape="rect" id="node30" href="class_svt_i2c_err_check.html" title="svt_i2c_err_check" alt="" coords="1156,1632,1284,1661"/>
<area shape="rect" id="node36" href="class_svt_i2c_master_transaction_exception.html" title="svt_i2c_master_transaction_exception" alt="" coords="1099,1685,1341,1715"/>
<area shape="rect" id="node38" href="class_svt_i2c_slave_transaction_exception.html" title="svt_i2c_slave_transaction_exception" alt="" coords="1103,1739,1337,1768"/>
<area shape="rect" id="node42" href="class_svt_i2c_master_transaction_exception_list.html" title="svt_i2c_master_transaction_exception_list" alt="" coords="1087,1792,1353,1821"/>
<area shape="rect" id="node44" href="class_svt_i2c_slave_transaction_exception_list.html" title="svt_i2c_slave_transaction_exception_list" alt="" coords="1091,1845,1349,1875"/>
<area shape="rect" id="node52" href="class_svt_debug_opts_carrier.html" title="svt_debug_opts_carrier" alt="" coords="1143,1899,1297,1928"/>
<area shape="rect" id="node56" href="class_svt_8b10b_data.html" title="svt_8b10b_data" alt="" coords="1164,1952,1276,1981"/>
<area shape="rect" id="node58" href="class_svt_gpio_transaction.html" title="svt_gpio_transaction" alt="" coords="1149,2005,1291,2035"/>
<area shape="rect" id="node60" href="class_svt_i2c_transaction.html" title="svt_i2c_transaction" alt="" coords="1153,2059,1287,2088"/>
<area shape="rect" id="node66" href="class_svt_traffic_profile_transaction.html" title="svt_traffic_profile_transaction" alt="" coords="1124,2112,1316,2141"/>
<area shape="rect" id="node62" href="class_svt_i2c_master_transaction.html" title="svt_i2c_master_transaction" alt="" coords="1452,2005,1633,2035"/>
<area shape="rect" id="node64" href="class_svt_i2c_slave_transaction.html" title="svt_i2c_slave_transaction" alt="" coords="1457,2059,1628,2088"/>
<area shape="rect" id="node74" href="class_uvm_sequence.html" title="uvm_sequence" alt="" coords="889,3259,999,3288"/>
<area shape="rect" id="node76" href="class_svt_dispatch_sequence.html" title="svt_dispatch_sequence" alt="" coords="1141,3152,1299,3181"/>
<area shape="rect" id="node78" href="class_svt_sequence.html" title="svt_sequence" alt="" coords="1169,3205,1271,3235"/>
<area shape="rect" id="node258" href="class_uvm_exhaustive_sequence.html" title="uvm_exhaustive_sequence" alt="" coords="1131,3259,1309,3288"/>
<area shape="rect" id="node260" href="class_uvm_random_sequence.html" title="uvm_random_sequence" alt="" coords="1140,3312,1300,3341"/>
<area shape="rect" id="node262" href="class_uvm_sequence_library.html" title="uvm_sequence_library" alt="" coords="1144,3365,1296,3395"/>
<area shape="rect" id="node266" href="class_uvm_simple_sequence.html" title="uvm_simple_sequence" alt="" coords="1143,3419,1297,3448"/>
<area shape="rect" id="node80" href="class_svt_gpio_base_sequence.html" title="svt_gpio_base_sequence" alt="" coords="1459,2112,1627,2141"/>
<area shape="rect" id="node82" href="class_svt_i2c_master_transaction_base_sequence.html" title="svt_i2c_master_transaction_base_sequence" alt="" coords="1403,2165,1683,2195"/>
<area shape="rect" id="node242" href="class_svt_i2c_slave_transaction_base_sequence.html" title="svt_i2c_slave_transaction_base_sequence" alt="" coords="1408,4272,1677,4301"/>
<area shape="rect" id="node256" href="class_svt_reactive_sequence.html" title="svt_reactive_sequence" alt="" coords="1465,4325,1620,4355"/>
<area shape="rect" id="node84" href="class_svt_i2c_master_10bit_random_sequence.html" title="svt_i2c_master_10bit_random_sequence" alt="" coords="1815,5,2073,35"/>
<area shape="rect" id="node86" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_10bit_rd_arb_randdata_sequence" alt="" coords="1791,59,2097,88"/>
<area shape="rect" id="node88" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_10bit_rd_nack_randdata_sequence" alt="" coords="1785,112,2103,141"/>
<area shape="rect" id="node90" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html" title="svt_i2c_master_10bit_rd_randdata_sequence" alt="" coords="1803,165,2085,195"/>
<area shape="rect" id="node92" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_10bit_wr_arb_randdata_sequence" alt="" coords="1788,219,2100,248"/>
<area shape="rect" id="node94" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_10bit_wr_nack_randdata_sequence" alt="" coords="1784,272,2104,301"/>
<area shape="rect" id="node96" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html" title="svt_i2c_master_10bit_wr_randdata_sequence" alt="" coords="1801,325,2087,355"/>
<area shape="rect" id="node98" href="class_svt_i2c_master_7bit_random_sequence.html" title="svt_i2c_master_7bit_random_sequence" alt="" coords="1819,379,2069,408"/>
<area shape="rect" id="node100" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_7bit_rd_arb_randdata_sequence" alt="" coords="1793,432,2095,461"/>
<area shape="rect" id="node102" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_7bit_rd_nack_randdata_sequence" alt="" coords="1788,485,2100,515"/>
<area shape="rect" id="node104" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html" title="svt_i2c_master_7bit_rd_randdata_sequence" alt="" coords="1807,539,2081,568"/>
<area shape="rect" id="node106" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_7bit_wr_arb_randdata_sequence" alt="" coords="1792,592,2096,621"/>
<area shape="rect" id="node108" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_7bit_wr_nack_randdata_sequence" alt="" coords="1787,645,2101,675"/>
<area shape="rect" id="node110" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html" title="svt_i2c_master_7bit_wr_randdata_sequence" alt="" coords="1804,699,2084,728"/>
<area shape="rect" id="node112" href="class_svt_i2c_master_gen_call_sequence.html" title="svt_i2c_master_gen_call_sequence" alt="" coords="1831,752,2057,781"/>
<area shape="rect" id="node114" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence" alt="" coords="1767,805,2121,835"/>
<area shape="rect" id="node116" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence" alt="" coords="1771,859,2117,888"/>
<area shape="rect" id="node118" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1751,912,2137,941"/>
<area shape="rect" id="node120" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1755,965,2133,995"/>
<area shape="rect" id="node122" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1749,1019,2139,1048"/>
<area shape="rect" id="node124" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1752,1072,2136,1101"/>
<area shape="rect" id="node126" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1765,1125,2123,1155"/>
<area shape="rect" id="node128" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1769,1179,2119,1208"/>
<area shape="rect" id="node130" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence" alt="" coords="1771,1232,2117,1261"/>
<area shape="rect" id="node132" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence" alt="" coords="1775,1285,2113,1315"/>
<area shape="rect" id="node134" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1755,1339,2133,1368"/>
<area shape="rect" id="node136" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1757,1392,2131,1421"/>
<area shape="rect" id="node138" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1752,1445,2136,1475"/>
<area shape="rect" id="node140" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1756,1499,2132,1528"/>
<area shape="rect" id="node142" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1769,1552,2119,1581"/>
<area shape="rect" id="node144" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1772,1605,2116,1635"/>
<area shape="rect" id="node146" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_start_10bit_rd_arb_randdata_sequence" alt="" coords="1773,1659,2115,1688"/>
<area shape="rect" id="node148" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_start_10bit_rd_nack_randdata_sequence" alt="" coords="1768,1712,2120,1741"/>
<area shape="rect" id="node150" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html" title="svt_i2c_master_start_10bit_rd_randdata_sequence" alt="" coords="1787,1765,2101,1795"/>
<area shape="rect" id="node152" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_start_10bit_wr_arb_randdata_sequence" alt="" coords="1772,1819,2116,1848"/>
<area shape="rect" id="node154" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_start_10bit_wr_nack_randdata_sequence" alt="" coords="1767,1872,2121,1901"/>
<area shape="rect" id="node156" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html" title="svt_i2c_master_start_10bit_wr_randdata_sequence" alt="" coords="1784,1925,2104,1955"/>
<area shape="rect" id="node158" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_start_7bit_rd_arb_randdata_sequence" alt="" coords="1777,1979,2111,2008"/>
<area shape="rect" id="node160" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_start_7bit_rd_nack_randdata_sequence" alt="" coords="1772,2032,2116,2061"/>
<area shape="rect" id="node162" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html" title="svt_i2c_master_start_7bit_rd_randdata_sequence" alt="" coords="1789,2085,2099,2115"/>
<area shape="rect" id="node164" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_start_7bit_wr_arb_randdata_sequence" alt="" coords="1776,2139,2112,2168"/>
<area shape="rect" id="node166" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_start_7bit_wr_nack_randdata_sequence" alt="" coords="1771,2192,2117,2221"/>
<area shape="rect" id="node168" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html" title="svt_i2c_master_start_7bit_wr_randdata_sequence" alt="" coords="1788,2245,2100,2275"/>
<area shape="rect" id="node170" href="class_svt_i2c_master_start_gen_call_sequence.html" title="svt_i2c_master_start_gen_call_sequence" alt="" coords="1813,2299,2075,2328"/>
<area shape="rect" id="node172" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence" alt="" coords="1751,2352,2137,2381"/>
<area shape="rect" id="node174" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence" alt="" coords="1755,2405,2133,2435"/>
<area shape="rect" id="node176" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1735,2459,2153,2488"/>
<area shape="rect" id="node178" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1737,2512,2151,2541"/>
<area shape="rect" id="node180" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1732,2565,2156,2595"/>
<area shape="rect" id="node182" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1736,2619,2152,2648"/>
<area shape="rect" id="node184" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1749,2672,2139,2701"/>
<area shape="rect" id="node186" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1752,2725,2136,2755"/>
<area shape="rect" id="node188" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence" alt="" coords="1755,2779,2133,2808"/>
<area shape="rect" id="node190" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence" alt="" coords="1757,2832,2131,2861"/>
<area shape="rect" id="node192" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1737,2885,2151,2915"/>
<area shape="rect" id="node194" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1741,2939,2147,2968"/>
<area shape="rect" id="node196" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1736,2992,2152,3021"/>
<area shape="rect" id="node198" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1740,3045,2148,3075"/>
<area shape="rect" id="node200" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1752,3099,2136,3128"/>
<area shape="rect" id="node202" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1756,3152,2132,3181"/>
<area shape="rect" id="node204" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1731,3205,2157,3235"/>
<area shape="rect" id="node206" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1735,3259,2153,3288"/>
<area shape="rect" id="node208" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1748,3312,2140,3341"/>
<area shape="rect" id="node210" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1751,3365,2137,3395"/>
<area shape="rect" id="node212" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1735,3419,2153,3448"/>
<area shape="rect" id="node214" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1751,3472,2137,3501"/>
<area shape="rect" id="node216" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1755,3525,2133,3555"/>
<area shape="rect" id="node218" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence" alt="" coords="1765,3579,2123,3608"/>
<area shape="rect" id="node220" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence" alt="" coords="1769,3632,2119,3661"/>
<area shape="rect" id="node222" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1748,3685,2140,3715"/>
<area shape="rect" id="node224" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1751,3739,2137,3768"/>
<area shape="rect" id="node226" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1764,3792,2124,3821"/>
<area shape="rect" id="node228" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1768,3845,2120,3875"/>
<area shape="rect" id="node230" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence" alt="" coords="1769,3899,2119,3928"/>
<area shape="rect" id="node232" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence" alt="" coords="1772,3952,2116,3981"/>
<area shape="rect" id="node234" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1751,4005,2137,4035"/>
<area shape="rect" id="node236" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1755,4059,2133,4088"/>
<area shape="rect" id="node238" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1768,4112,2120,4141"/>
<area shape="rect" id="node240" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1771,4165,2117,4195"/>
<area shape="rect" id="node244" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html" title="svt_i2c_slave_addr_bit_stretching_sequence" alt="" coords="1804,4219,2084,4248"/>
<area shape="rect" id="node246" href="class_svt_i2c_slave_byte_stretching_sequence.html" title="svt_i2c_slave_byte_stretching_sequence" alt="" coords="1815,4272,2073,4301"/>
<area shape="rect" id="node248" href="class_svt_i2c_slave_data_bit_stretching_sequence.html" title="svt_i2c_slave_data_bit_stretching_sequence" alt="" coords="1804,4325,2084,4355"/>
<area shape="rect" id="node250" href="class_svt_i2c_slave_nack_addr_sequence.html" title="svt_i2c_slave_nack_addr_sequence" alt="" coords="1828,4379,2060,4408"/>
<area shape="rect" id="node252" href="class_svt_i2c_slave_nack_data_sequence.html" title="svt_i2c_slave_nack_data_sequence" alt="" coords="1828,4432,2060,4461"/>
<area shape="rect" id="node254" href="class_svt_i2c_slave_random_sequence.html" title="svt_i2c_slave_random_sequence" alt="" coords="1837,4485,2051,4515"/>
<area shape="rect" id="node264" href="class_svt_sequence_library.html" title="svt_sequence_library" alt="" coords="1471,4379,1615,4408"/>
</map>
<p><a href="class_uvm_sequence_item-members.html">List of all members.</a>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_do_print">do_print</a>&nbsp;(
<a class="ClassLink" href="class_uvm_printer.html">uvm_printer</a> printer   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_depth">get_depth</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_full_name">get_full_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;<a class="ClassLink" href="class_uvm_object_wrapper.html#item_uvm_object_wrapper">uvm_object_wrapper</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_object_type">get_object_type</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="class_uvm_sequence_base.html#item_uvm_sequence_base">uvm_sequence_base</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_parent_sequence">get_parent_sequence</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="class_uvm_sequence_base.html#item_uvm_sequence_base">uvm_sequence_base</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_root_sequence">get_root_sequence</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_root_sequence_name">get_root_sequence_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_sequence_id">get_sequence_id</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="class_uvm_sequencer_base.html#item_uvm_sequencer_base">uvm_sequencer_base</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_sequencer">get_sequencer</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_sequence_path">get_sequence_path</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">static&nbsp;function&nbsp;<a class="ClassLink" href="class_uvm_object_registry.html#item_type_id">type_id</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_type">get_type</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_type_name">get_type_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_get_use_sequence_info">get_use_sequence_info</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_is_item">is_item</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_get_client_info">m_get_client_info</a>&nbsp;(
output <a class="ClassLink" href="class_uvm_report_object.html">uvm_report_object</a> client   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_new">new</a>&nbsp;(
string name  = "uvm_sequence_item"  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_depth">set_depth</a>&nbsp;(
int value   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_id_info">set_id_info</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> item   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_item_context">set_item_context</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> parent_seq , <a class="ClassLink" href="class_uvm_sequencer_base.html">uvm_sequencer_base</a> sequencer  = null  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_parent_sequence">set_parent_sequence</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> parent   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_sequence_id">set_sequence_id</a>&nbsp;(
int id   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_sequencer">set_sequencer</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequencer_base.html">uvm_sequencer_base</a> sequencer   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_set_use_sequence_info">set_use_sequence_info</a>&nbsp;(
bit value   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_report">uvm_report</a>&nbsp;(
uvm_severity severity , string id , string message , int verbosity  = UVM_LOW, string filename  = "", int line  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_report_enabled">uvm_report_enabled</a>&nbsp;(
int verbosity , uvm_severity severity  = UVM_INFO, string id  = ""  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_report_error">uvm_report_error</a>&nbsp;(
string id , string message , int verbosity  = UVM_LOW, string filename  = "", int line  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_report_fatal">uvm_report_fatal</a>&nbsp;(
string id , string message , int verbosity  = UVM_NONE, string filename  = "", int line  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_report_info">uvm_report_info</a>&nbsp;(
string id , string message , int verbosity  = UVM_MEDIUM, string filename  = "", int line  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_report_warning">uvm_report_warning</a>&nbsp;(
string id , string message , int verbosity  = UVM_MEDIUM, string filename  = "", int line  = 0  )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">static bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_issued1">issued1</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">static bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_issued2">issued2</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_print_sequence_info">print_sequence_info</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected <a class="ClassLink" href="class_uvm_report_object.html">uvm_report_object</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_client">m_client</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_client_str">m_client_str</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_depth">m_depth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected <a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_parent_sequence">m_parent_sequence</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected <a class="ClassLink" href="class_uvm_report_handler.html">uvm_report_handler</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_rh">m_rh</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected <a class="ClassLink" href="class_uvm_sequencer_base.html">uvm_sequencer_base</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_sequencer">m_sequencer</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">protected bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_m_use_sequence_info">m_use_sequence_info</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Member Typedefs</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef class&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_uvm_sequence_item.html#item_type_id">type_id</a>&nbsp;</td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_do_print"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>do_print</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_printer.html">uvm_printer</a> printer       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_transaction.html">uvm_transaction</a> <b>::</b> <a class="ClassLink" href="class_uvm_transaction.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_xtor_configuration</b> :: <b>do_print</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_mem.html">svt_mem</a> <b>::</b> <a class="ClassLink" href="class_svt_mem.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence.html">uvm_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_exhaustive_sequence.html">uvm_exhaustive_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_exhaustive_sequence.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_random_sequence.html">uvm_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_random_sequence.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_library.html">uvm_sequence_library</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_library.html#item_do_print">do_print</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_tlm_generic_payload.html">uvm_tlm_generic_payload</a> <b>::</b> <a class="ClassLink" href="class_uvm_tlm_generic_payload.html#item_do_print">do_print</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;uvm_sequence_item::<b>get_depth</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_full_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;uvm_sequence_item::<b>get_full_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_full_name">get_full_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_err_check_stats.html">svt_err_check_stats</a> <b>::</b> <a class="ClassLink" href="class_svt_err_check_stats.html#item_get_full_name">get_full_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_object_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function <a class="ClassLink" href="class_uvm_object_wrapper.html#item_uvm_object_wrapper">uvm_object_wrapper</a><br>&nbsp;uvm_sequence_item::<b>get_object_type</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem_backdoor_base</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem_system_backdoor</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_sequence_item_base</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_cmd_port_data</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_xtor_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_agent_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_system_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_xtor_configuration</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_err_check</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_err_check_stats</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_exception</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction_exception</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction_exception</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_exception_list</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction_exception_list</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction_exception_list</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_monitor_event_data</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_monitor_event_data</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_pattern_data_carrier</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_debug_opts_carrier</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_sequence_item</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_8b10b_data</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_transaction</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_transaction</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_traffic_profile_transaction</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_status</b> :: <b>get_object_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_reg_item.html">uvm_reg_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_reg_item.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_dispatch_sequence.html">svt_dispatch_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_dispatch_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_base_sequence.html">svt_gpio_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_base_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html">svt_i2c_master_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html">svt_i2c_slave_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html">svt_i2c_slave_addr_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html">svt_i2c_slave_byte_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html">svt_i2c_slave_data_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html">svt_i2c_slave_nack_addr_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html">svt_i2c_slave_nack_data_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html">svt_i2c_slave_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_exhaustive_sequence.html">uvm_exhaustive_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_exhaustive_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_random_sequence.html">uvm_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_random_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_library.html">uvm_sequence_library</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_library.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_simple_sequence.html">uvm_simple_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_simple_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_tlm_generic_payload.html">uvm_tlm_generic_payload</a> <b>::</b> <a class="ClassLink" href="class_uvm_tlm_generic_payload.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_parent_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="class_uvm_sequence_base.html#item_uvm_sequence_base">uvm_sequence_base</a><br>&nbsp;uvm_sequence_item::<b>get_parent_sequence</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_root_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="class_uvm_sequence_base.html#item_uvm_sequence_base">uvm_sequence_base</a><br>&nbsp;uvm_sequence_item::<b>get_root_sequence</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_root_sequence_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;uvm_sequence_item::<b>get_root_sequence_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_sequence_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;uvm_sequence_item::<b>get_sequence_id</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_sequencer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="class_uvm_sequencer_base.html#item_uvm_sequencer_base">uvm_sequencer_base</a><br>&nbsp;uvm_sequence_item::<b>get_sequencer</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_sequence_path"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;uvm_sequence_item::<b>get_sequence_path</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_get_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;static  function <a class="ClassLink" href="class_uvm_object_registry.html#item_type_id">type_id</a><br>&nbsp;uvm_sequence_item::<b>get_type</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem_backdoor_base</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem_system_backdoor</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_sequence_item_base</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_cmd_port_data</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_xtor_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_agent_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_system_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_xtor_configuration</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_err_check</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_err_check_stats</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_exception</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction_exception</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction_exception</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_exception_list</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction_exception_list</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction_exception_list</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_monitor_event_data</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_monitor_event_data</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_pattern_data_carrier</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_debug_opts_carrier</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_sequence_item</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_8b10b_data</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_transaction</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_transaction</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_traffic_profile_transaction</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_status</b> :: <b>get_type</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_reg_item.html">uvm_reg_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_reg_item.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_dispatch_sequence.html">svt_dispatch_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_dispatch_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_base_sequence.html">svt_gpio_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_base_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html">svt_i2c_master_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html">svt_i2c_slave_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html">svt_i2c_slave_addr_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html">svt_i2c_slave_byte_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html">svt_i2c_slave_data_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html">svt_i2c_slave_nack_addr_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html">svt_i2c_slave_nack_data_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html">svt_i2c_slave_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_exhaustive_sequence.html">uvm_exhaustive_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_exhaustive_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_random_sequence.html">uvm_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_random_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_library.html">uvm_sequence_library</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_library.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_simple_sequence.html">uvm_simple_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_simple_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_tlm_generic_payload.html">uvm_tlm_generic_payload</a> <b>::</b> <a class="ClassLink" href="class_uvm_tlm_generic_payload.html#item_get_type">get_type</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_type_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;uvm_sequence_item::<b>get_type_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem_backdoor_base</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem_system_backdoor</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_sequence_item_base</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_cmd_port_data</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_xtor_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_agent_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_system_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_xtor_configuration</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_err_check</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_err_check_stats</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_exception</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction_exception</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction_exception</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction_exception_list</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction_exception_list</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_monitor_event_data</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_monitor_event_data</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_mem</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_pattern_data_carrier</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_debug_opts_carrier</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_sequence_item</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_8b10b_data</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_transaction</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_transaction</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_transaction</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_transaction</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_traffic_profile_transaction</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_status</b> :: <b>get_type_name</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_reg_item.html">uvm_reg_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_reg_item.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_base_sequence.html">svt_gpio_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_base_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html">svt_i2c_master_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html">svt_i2c_slave_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html">svt_i2c_slave_addr_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html">svt_i2c_slave_byte_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html">svt_i2c_slave_data_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html">svt_i2c_slave_nack_addr_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html">svt_i2c_slave_nack_data_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html">svt_i2c_slave_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_exhaustive_sequence.html">uvm_exhaustive_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_exhaustive_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_random_sequence.html">uvm_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_random_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_library.html">uvm_sequence_library</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_library.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_simple_sequence.html">uvm_simple_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_simple_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_tlm_generic_payload.html">uvm_tlm_generic_payload</a> <b>::</b> <a class="ClassLink" href="class_uvm_tlm_generic_payload.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_use_sequence_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;uvm_sequence_item::<b>get_use_sequence_info</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_is_item"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function bit<br>&nbsp;uvm_sequence_item::<b>is_item</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_is_item">is_item</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_m_get_client_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function string<br>&nbsp;uvm_sequence_item::<b>m_get_client_info</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
output <a class="ClassLink" href="class_uvm_report_object.html">uvm_report_object</a> client       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_set_p_sequencer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>m_set_p_sequencer</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_dispatch_sequence.html">svt_dispatch_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_dispatch_sequence.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_base_sequence.html">svt_gpio_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_base_sequence.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html">svt_i2c_master_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html">svt_i2c_slave_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "uvm_sequence_item"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_configuration.html">svt_gpio_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_configuration.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_gpio_xtor_configuration</b> :: <b>new</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_agent_configuration.html">svt_i2c_agent_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_agent_configuration.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_xtor_configuration.html">svt_i2c_xtor_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_xtor_configuration.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction_exception.html">svt_i2c_master_transaction_exception</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction_exception.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction_exception.html">svt_i2c_slave_transaction_exception</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction_exception.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_master_monitor_event_data</b> :: <b>new</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_i2c_slave_monitor_event_data</b> :: <b>new</b>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_transaction.html">svt_gpio_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_transaction.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_transaction.html">svt_i2c_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_transaction.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction.html">svt_i2c_master_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction.html">svt_i2c_slave_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_reg_item.html">uvm_reg_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_reg_item.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence.html">uvm_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_dispatch_sequence.html">svt_dispatch_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_dispatch_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_gpio_base_sequence.html">svt_gpio_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_gpio_base_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html">svt_i2c_master_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html">svt_i2c_slave_transaction_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_transaction_base_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html">svt_i2c_slave_addr_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_addr_bit_stretching_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html">svt_i2c_slave_byte_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_byte_stretching_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html">svt_i2c_slave_data_bit_stretching_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_data_bit_stretching_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html">svt_i2c_slave_nack_addr_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_addr_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html">svt_i2c_slave_nack_data_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_nack_data_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html">svt_i2c_slave_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_slave_random_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_exhaustive_sequence.html">uvm_exhaustive_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_exhaustive_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_random_sequence.html">uvm_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_random_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_library.html">uvm_sequence_library</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_library.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_simple_sequence.html">uvm_simple_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_simple_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_tlm_generic_payload.html">uvm_tlm_generic_payload</a> <b>::</b> <a class="ClassLink" href="class_uvm_tlm_generic_payload.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_set_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>set_depth</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int value       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_id_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>set_id_info</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> item       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_item_context"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>set_item_context</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> parent_seq , <a class="ClassLink" href="class_uvm_sequencer_base.html">uvm_sequencer_base</a> sequencer  = null      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_parent_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>set_parent_sequence</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> parent       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_sequence_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>set_sequence_id</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int id       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_sequencer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>set_sequencer</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequencer_base.html">uvm_sequencer_base</a> sequencer       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_use_sequence_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;uvm_sequence_item::<b>set_use_sequence_info</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit value       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_uvm_report"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>uvm_report</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
uvm_severity severity , string id , string message , int verbosity  = UVM_LOW, string filename  = "", int line  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_uvm_report_enabled"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;uvm_sequence_item::<b>uvm_report_enabled</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int verbosity , uvm_severity severity  = UVM_INFO, string id  = ""      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_uvm_report_error"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>uvm_report_error</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string id , string message , int verbosity  = UVM_LOW, string filename  = "", int line  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_uvm_report_fatal"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>uvm_report_fatal</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string id , string message , int verbosity  = UVM_NONE, string filename  = "", int line  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_uvm_report_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>uvm_report_info</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string id , string message , int verbosity  = UVM_MEDIUM, string filename  = "", int line  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_uvm_report_warning"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;uvm_sequence_item::<b>uvm_report_warning</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string id , string message , int verbosity  = UVM_MEDIUM, string filename  = "", int line  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_issued1"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;static bit&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>issued1</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_issued2"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;static bit&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>issued2</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_client"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected <a class="ClassLink" href="class_uvm_report_object.html">uvm_report_object</a>&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_client</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_client_str"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected string&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_client_str</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected int&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_depth</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_parent_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected <a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a>&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_parent_sequence</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_rh"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected <a class="ClassLink" href="class_uvm_report_handler.html">uvm_report_handler</a>&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_rh</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_sequencer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected <a class="ClassLink" href="class_uvm_sequencer_base.html">uvm_sequencer_base</a>&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_sequencer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_m_use_sequence_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;protected bit&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>m_use_sequence_info</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_print_sequence_info"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;uvm_sequence_item::<b>print_sequence_info</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Typedef Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_type_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef class&nbsp;&nbsp;uvm_sequence_item::<b><a class="ClassLink" href="class_uvm_object_registry.html">type_id</a></b></td>
    </tr>
    </tr>
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;Typedefe'd string ==> &nbsp;&nbsp;uvm_object_registry#(<a class="ClassLink" href="class_uvm_sequence_item.html#item_uvm_sequence_item">uvm_sequence_item</a>,)</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 26 November 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
