Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 01:34:16 2018
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      8 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               8 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              84 |           10 |
| Yes          | No                    | Yes                    |              80 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------+------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------------------+------------------+------------------+----------------+
|  clk_50M_IBUF_BUFG | controller/CE                | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG | controller/wrn_i_1_n_0       | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG | controller/WE_i_1_n_0        | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG | controller/OE_i_1_n_0        | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG | controller/rdn_i_1_n_0       | reset_btn_IBUF   |                1 |              2 |
|  continue_reg_n_0  |                              |                  |                1 |              2 |
|  clk_50M_IBUF_BUFG |                              | reset_btn_IBUF   |                1 |              8 |
|  clk_50M_IBUF_BUFG | controller/p_0_in[31]        |                  |                3 |             12 |
|  clk_50M_IBUF_BUFG | controller/state             | reset_btn_IBUF   |                1 |             14 |
|  clk_50M_IBUF_BUFG | controller/p_0_in[7]         |                  |                2 |             16 |
|  clk_50M_IBUF_BUFG | controller/res[7]_i_1_n_0    | reset_btn_IBUF   |                1 |             16 |
|  clk_50M_IBUF_BUFG | controller/E[0]              |                  |                2 |             28 |
|  clk_50M_IBUF_BUFG | controller/in_data_reg[0][0] |                  |                3 |             28 |
|  clk_50M_IBUF_BUFG | controller/in_addr_reg[19]   | reset_btn_IBUF   |                5 |             40 |
+--------------------+------------------------------+------------------+------------------+----------------+


