
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093515                       # Number of seconds simulated
sim_ticks                                 93515428791                       # Number of ticks simulated
final_tick                               606124631679                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170890                       # Simulator instruction rate (inst/s)
host_op_rate                                   215762                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1882578                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343408                       # Number of bytes of host memory used
host_seconds                                 49674.14                       # Real time elapsed on the host
sim_insts                                  8488789648                       # Number of instructions simulated
sim_ops                                   10717785633                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2686848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       902016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2333952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       892032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1698816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       888576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2706176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1107968                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13255936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3927680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3927680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20991                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7047                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18234                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6969                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13272                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6942                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        21142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8656                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                103562                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30685                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30685                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        53382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28731601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9645638                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     24957935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9538875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        50644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18166157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        54750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9501919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        53382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28938284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        57488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11847970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141751326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        53382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        50644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        54750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        53382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        57488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             422946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42000342                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42000342                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42000342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        53382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28731601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9645638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     24957935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9538875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        50644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18166157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        54750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9501919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        53382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28938284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        57488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11847970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183751668                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17522327                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15811978                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918385                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6523870                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6269183                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969495                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40722                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185741692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110272025                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17522327                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7238678                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21806328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2877531                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4044549                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10661399                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213528762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191722434     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778756      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595908      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          663397      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3627950      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3221784      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          627464      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306537      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984532      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213528762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078135                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491720                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184747599                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5049993                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21726967                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68493                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1935704                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1537199                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          489                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129307284                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2721                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1935704                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184932553                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3522647                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       946150                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21620404                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       571298                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129240253                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           98                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        241372                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       208818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2826                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151723618                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608773952                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608773952                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17000754                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15010                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7575                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1451092                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30506425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15435857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139340                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       748220                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         128991695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15056                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124095121                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62616                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9837225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23510680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213528762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169482699     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13150289      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10836169      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4679493      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5934251      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5758309      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3269072      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256806      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161674      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213528762                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314566     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2452103     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71073      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77838601     62.72%     62.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084180      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29762000     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15402908     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124095121                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553360                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837742                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022867                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464619362                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138847142                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123042590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126932863                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222500                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1158382                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          479                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3173                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        90521                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11001                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1935704                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3204501                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160288                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129006825                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30506425                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15435857                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7578                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        109988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3173                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       536606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       540633                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077239                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123228954                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29660972                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       866167                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45062663                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16144739                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15401691                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549497                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123046555                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123042590                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66445155                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130884127                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548666                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507664                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11503118                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938534                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211593058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169007268     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15517270      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7289324      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214554      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1959326      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8397897      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626186      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       456981      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1124252      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211593058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1124252                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339487993                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259974871                       # The number of ROB writes
system.switch_cpus0.timesIdled                4077492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10728862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.242576                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.242576                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445916                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445916                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609248781                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142877076                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154016855                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20383364                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16971424                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1852200                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7737366                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7451959                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2193575                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85992                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177362094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111827921                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20383364                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9645534                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23308393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5156903                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5581783                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11013339                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1770753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    209540170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       186231777     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1428748      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1795637      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2868049      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1209400      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1546715      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1802209      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          825917      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11831718      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    209540170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498658                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       176317929                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6726247                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23197724                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        10882                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3287380                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3102472                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          520                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136705132                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2562                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3287380                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       176496220                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         570818                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5657549                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23030208                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       497988                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     135865188                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         71617                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       347039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    189744583                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    631815106                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    631815106                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158804512                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30940041                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32829                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17079                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1749017                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12726049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6653489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        74648                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1506906                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132651487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127273860                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       128786                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16066401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     32710072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1178                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    209540170                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.328131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    155614047     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24594332     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10052498      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5638832      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7635027      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2352793      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2312407      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1242351      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        97883      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    209540170                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         877211     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120009     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       113460     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107222637     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1739540      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15749      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11662711      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6633223      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127273860                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567534                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1110680                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008727                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    465327349                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148751453                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    123963106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128384540                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        94461                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2404625                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          616                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3287380                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         434221                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54750                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132684446                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       103872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12726049                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6653489                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17080                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          616                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1041420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2139099                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125059824                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11472702                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2214029                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18105307                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17685825                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6632605                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557661                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             123963526                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            123963106                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74268571                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        199529079                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552771                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372219                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92389355                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113844893                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18840021                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1868013                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    206252790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551968                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372480                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158069294     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24420232     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8866639      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4414863      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4039804      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1695807      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1680489      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       799687      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2265975      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    206252790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92389355                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113844893                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16880332                       # Number of memory references committed
system.switch_cpus1.commit.loads             10321420                       # Number of loads committed
system.switch_cpus1.commit.membars              15850                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16501219                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102497772                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2350902                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2265975                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           336671079                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          268657247                       # The number of ROB writes
system.switch_cpus1.timesIdled                2690001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               14717454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92389355                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113844893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92389355                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.427310                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.427310                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411979                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411979                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562715296                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173211675                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126423993                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31746                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus2.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18293426                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     14961370                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1783874                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7515609                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7209297                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1879762                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79051                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177415140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103843026                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18293426                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9089059                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21758931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5199394                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2998104                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10910514                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1798506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    205548489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       183789558     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1183552      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1861250      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2968961      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1228090      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1366384      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1464074      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          953619      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10733001      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    205548489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081573                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463052                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       175807596                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4618867                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21690773                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55377                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3375873                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2999287                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          443                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     126801113                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2865                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3375873                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176079165                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1467852                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2381834                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21477975                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       765787                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     126730444                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15321                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        218503                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       291628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        25888                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    175938989                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    589555738                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    589555738                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    150085339                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25853645                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32208                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17695                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2333835                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12070777                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6488267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       196410                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1478363                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126556049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119704726                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       147301                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16166203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36094001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3019                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    205548489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582367                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.274353                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    155095018     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20241763      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11064817      5.38%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7552935      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7069952      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2028098      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1588044      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       536934      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       370928      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    205548489                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          27780     12.35%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87858     39.06%     51.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109301     48.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100278737     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1895846      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14511      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11058152      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6457480      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119704726                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533782                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             224939                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001879                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    445330181                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142755836                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117780021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     119929665                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       360030                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2165164                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          258                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1329                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       191332                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7469                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3375873                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1017978                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107308                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    126588457                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12070777                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6488267                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17669                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1329                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1041271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1020672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2061943                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118001356                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10401138                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1703370                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16857082                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16599743                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6455944                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526187                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117780936                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117780021                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68868138                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        179966062                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525200                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382673                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88160904                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108061850                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18526806                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1821747                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    202172616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158301777     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21249850     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8268499      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4456826      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3336969      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1860773      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1151093      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1028407      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2518422      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    202172616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88160904                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108061850                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16202545                       # Number of memory references committed
system.switch_cpus2.commit.loads              9905610                       # Number of loads committed
system.switch_cpus2.commit.membars              14602                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15511951                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         97371500                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2195151                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2518422                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           326242265                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          256553385                       # The number of ROB writes
system.switch_cpus2.timesIdled                2858448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18709135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88160904                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108061850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88160904                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543731                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543731                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393123                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393123                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       532111495                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163256398                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118263242                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29242                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20387259                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16974419                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1851574                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7746654                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7452990                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2193891                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86182                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    177366550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111844926                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20387259                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9646881                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23312903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5156473                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5574092                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11013991                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1770362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    209541629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.656030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       186228726     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1430000      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1794784      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2868570      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1210332      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1548311      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1802235      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          825355      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11833316      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    209541629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090910                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498734                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       176321123                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6719596                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23202433                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        10905                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3287564                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3103363                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          520                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     136728675                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2511                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3287564                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       176499350                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         570859                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5650102                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23035199                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       498548                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     135889690                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         71992                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       347668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    189779280                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    631923707                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    631923707                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    158824302                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30954978                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32835                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17083                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1748823                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12729665                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6653751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        74828                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1507549                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         132666933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32957                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        127282862                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       128556                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16074176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     32738397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    209541629                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607435                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328182                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    155612031     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24593982     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10057979      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5635355      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7637617      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2351397      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2311342      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1244056      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        97870      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    209541629                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         876992     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        120034     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       113478     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    107230352     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1739985      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15751      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11663478      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6633296      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     127282862                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567574                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1110504                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008725                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465346413                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    148774675                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    123973157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     128393366                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        94366                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2406956                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          612                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        94025                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3287564                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         434349                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54585                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    132699895                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       104660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12729665                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6653751                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17084                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          612                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1096428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1041523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2137951                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    125069007                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11473299                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2213855                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18105969                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17687225                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6632670                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557702                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             123973545                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            123973157                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74275842                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199534640                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552816                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372245                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92400855                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    113859068                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18841346                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31777                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1867401                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    206254065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552033                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372520                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158062868     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24424510     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8868217      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4416245      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4040201      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1695558      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1680914      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799105      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2266447      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    206254065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92400855                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     113859068                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16882435                       # Number of memory references committed
system.switch_cpus3.commit.loads             10322709                       # Number of loads committed
system.switch_cpus3.commit.membars              15852                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16503273                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102510537                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2351195                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2266447                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           336687382                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          268688408                       # The number of ROB writes
system.switch_cpus3.timesIdled                2690703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               14715995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92400855                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            113859068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92400855                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.427008                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.427008                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.412030                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.412030                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       562755401                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      173224810                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      126442192                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31750                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus4.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        17101189                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15263183                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1358845                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     11338170                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        11148359                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1025961                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        40877                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    180616158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              97124476                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           17101189                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12174320                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21644011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4462634                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2560259                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10924221                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1333907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207916588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.766127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       186272577     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3298476      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1661837      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3259574      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1048314      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3015649      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          476690      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          777140      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8106331      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207916588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076257                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.433093                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       178355434                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4862441                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21601260                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        17313                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3080136                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1621618                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        16025                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     108650975                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        30451                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3080136                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       178608505                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2929515                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1169402                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21373654                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       755372                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     108500141                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          111                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         83699                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       607506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    142188532                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    491719471                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    491719471                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    115345818                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26842674                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        14566                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7370                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1627824                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     19553643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3182547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20288                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       724196                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         107939653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        14617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        101076498                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        64950                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     19452096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     39858252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207916588                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486140                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098640                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    163579003     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14006181      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     14781727      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8631194      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4435124      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1110594      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1315758      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        30789      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        26218      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207916588                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         169173     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         68331     23.18%     80.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        57263     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     79266784     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       792521      0.78%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7196      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     17854159     17.66%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3155838      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     101076498                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450716                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             294767                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002916                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    410429301                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    127406619                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     98519254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     101371265                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        78755                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      3967886                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        78087                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3080136                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1928285                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        95526                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    107954339                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     19553643                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3182547                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7367                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         36544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1626                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          259                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       915249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       525588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1440837                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     99801367                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     17602702                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1275131                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   69                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20758389                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        15171697                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3155687                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.445030                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              98541109                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             98519254                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         59609254                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        129838416                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439313                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459103                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     78486989                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     88365380                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19592865                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        14512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1350249                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    204836452                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431395                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302251                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171931924     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     12925347      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8307562      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2617724      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4339564      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       845463      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       536724      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       491330      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2840814      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    204836452                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     78486989                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      88365380                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18690209                       # Number of memory references committed
system.switch_cpus4.commit.loads             15585749                       # Number of loads committed
system.switch_cpus4.commit.membars               7240                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          13558137                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         77224416                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1105274                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2840814                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           309953597                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          218999090                       # The number of ROB writes
system.switch_cpus4.timesIdled                4007168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16341036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           78486989                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             88365380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     78486989                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.857259                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.857259                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349986                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349986                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       463889553                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      128364264                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      115390357                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         14500                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus5.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20385146                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16972525                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1851479                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7748147                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7453775                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2193636                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        85965                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    177388261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111838266                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20385146                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9647411                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23311263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5152763                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5567243                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11014408                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1770005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    209551226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       186239963     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1429225      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1796290      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2869542      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1208931      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1547388      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1803720      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          825880      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11830287      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    209551226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090901                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498704                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       176344836                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6711042                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23200398                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11008                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3283934                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3103018                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          525                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     136709913                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2539                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3283934                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       176523436                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         570516                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5642007                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23032695                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       498631                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     135868530                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          128                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         71774                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       347892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    189759899                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    631821491                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    631821491                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    158839404                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30920476                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32930                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        17177                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1750902                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12721884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6654719                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        74573                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1508063                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         132657004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        33050                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        127289956                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       127825                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16047733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     32648028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1271                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    209551226                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607441                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328171                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    155615321     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     24600259     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10058598      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5634010      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7638245      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2351463      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2311109      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1244246      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        97975      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    209551226                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         877004     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        119908     10.80%     89.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       113481     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    107235451     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1740144      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15752      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11663786      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6634823      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     127289956                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567606                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1110393                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008723                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465369356                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    148738401                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123982668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     128400349                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        94616                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2398151                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          615                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        94357                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3283934                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         433612                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        54548                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    132690058                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       103518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12721884                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6654719                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        17178                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         47593                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          615                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1097597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1040682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2138279                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    125078133                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11474203                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2211823                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18108310                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17689514                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6634107                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557743                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123983161                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123982668                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         74281815                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        199536284                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552858                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372272                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     92409646                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    113869986                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18820510                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1867310                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    206267292                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552051                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372564                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    158072165     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     24426142     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8869279      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4417022      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4040247      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1695455      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1680179      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       799541      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2267262      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    206267292                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     92409646                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     113869986                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16884089                       # Number of memory references committed
system.switch_cpus5.commit.loads             10323727                       # Number of loads committed
system.switch_cpus5.commit.membars              15853                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16504879                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        102520372                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2351434                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2267262                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           336689876                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          268664975                       # The number of ROB writes
system.switch_cpus5.timesIdled                2689315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14706398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           92409646                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            113869986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     92409646                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.426777                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.426777                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412069                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412069                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       562795890                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      173239748                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      126438146                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31752                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus6.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        17518585                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15806802                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       919204                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      6651038                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6267975                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          969243                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        40807                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    185710020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             110249311                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           17518585                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      7237218                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21801944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        2878824                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4042127                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10660838                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       924218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    213490797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       191688853     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          778823      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1594696      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          663398      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         3628391      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3221105      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          627435      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1306252      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9981844      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    213490797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078118                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491619                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       184716664                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5046753                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21722714                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        68443                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       1936217                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1538630                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          489                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     129280291                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2688                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       1936217                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       184900971                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3521350                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       944964                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21616591                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       570698                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     129214300                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          110                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        241662                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       208608                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2543                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    151699715                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    608642432                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    608642432                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    134686625                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        17013084                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        14996                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7563                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1447616                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     30499035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     15432408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       140485                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       747154                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         128965592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        15042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        124068127                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        62967                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      9836145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     23514694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    213490797                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581140                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378898                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    169454807     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     13145481      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10835222      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      4679003      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5932130      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      5758365      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3267372      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       256720      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       161697      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    213490797                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         313858     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2451692     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        71115      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     77823410     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1084146      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7430      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     29753938     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     15399203     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     124068127                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553239                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            2836665                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022864                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    464526683                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    138819943                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    123015737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     126904792                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       224136                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1158897                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3170                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        91201                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        10996                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       1936217                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3203203                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       159296                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    128980713                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1438                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     30499035                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     15432408                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7566                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        109000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3170                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       536461                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       541416                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1077877                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    123202009                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     29653154                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       866118                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            45051084                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16142659                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          15397930                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549377                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             123019630                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            123015737                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         66427237                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        130839135                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548547                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507702                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99973136                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    117484781                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     11508309                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        14975                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       939344                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    211554580                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555340                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379208                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    168980459     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     15512801      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      7287329      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      7213229      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      1958128      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      8395520      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       626241      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       456907      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1123966      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    211554580                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99973136                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     117484781                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              44681337                       # Number of memory references committed
system.switch_cpus6.commit.loads             29340135                       # Number of loads committed
system.switch_cpus6.commit.membars               7476                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15514553                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        104471950                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1137896                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1123966                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           339423405                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          259922589                       # The number of ROB writes
system.switch_cpus6.timesIdled                4077583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               10766827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99973136                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            117484781                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99973136                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.243179                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.243179                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445796                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445796                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       609106702                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      142849837                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      153982896                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         14952                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus7.numCycles               224257624                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18580992                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15202476                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1811530                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7640122                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7310168                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1919225                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82564                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    178875565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103922487                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18580992                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9229393                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21683979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4945426                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3796542                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10941465                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1813756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207466370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       185782391     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1005073      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1603215      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2174807      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2235135      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1894499      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1064256      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1576408      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10130586      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207466370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082856                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463407                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       177059299                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5628052                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21645490                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23604                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3109922                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3059632                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     127518898                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1924                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3109922                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       177541367                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1186325                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3329147                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21193206                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1106400                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     127479260                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        149789                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       483098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    177869955                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    593056218                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    593056218                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    154255917                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        23614037                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        31433                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16268                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3295445                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     11923985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6468181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        76008                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1548342                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         127336997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        31549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        120931642                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16575                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14061927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     33679206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          965                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207466370                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582898                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273591                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    156290473     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21050740     10.15%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10648621      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8041463      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6324014      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2563117      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1599040      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       837826      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       111076      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207466370                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23389     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         73806     36.85%     48.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       103071     51.47%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    101708200     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1807392      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15162      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     10952527      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6448361      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     120931642                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.539253                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             200266                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    449546495                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    141430967                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    119132410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     121131908                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       247452                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1903185                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        93337                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3109922                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         937764                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       106484                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    127368678                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     11923985                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6468181                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16271                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         90117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1052744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1020146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2072890                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    119275332                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10306830                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1656310                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16754944                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16947217                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6448114                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531867                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             119132619                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            119132410                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68383782                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        184268480                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.531230                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     89920962                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    110646314                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     16722389                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1834447                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    204356448                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541438                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390307                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    158963373     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22505599     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8491568      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4053249      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3418370      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1958245      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1710078      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       775069      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2480897      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    204356448                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     89920962                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     110646314                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16395644                       # Number of memory references committed
system.switch_cpus7.commit.loads             10020800                       # Number of loads committed
system.switch_cpus7.commit.membars              15258                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15955232                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         99691095                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2278436                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2480897                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           329243630                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          257847383                       # The number of ROB writes
system.switch_cpus7.timesIdled                2707416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16791254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           89920962                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            110646314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     89920962                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.493942                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.493942                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400972                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400972                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       536828268                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      165942826                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118218687                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30556                       # number of misc regfile writes
system.l2.replacements                         103570                       # number of replacements
system.l2.tagsinuse                      32764.372350                       # Cycle average of tags in use
system.l2.total_refs                          1899730                       # Total number of references to valid blocks.
system.l2.sampled_refs                         136326                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.935199                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           167.658984                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.548888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4781.111089                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.289121                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1569.100764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.231093                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3666.307673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.793763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1568.109207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.369326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2949.322143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.734845                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1554.177252                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.162446                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4815.462816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.650204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2015.167711                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1583.459789                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            854.727475                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1547.778782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            859.381471                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1261.070632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            875.516065                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1551.175121                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1071.065688                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.145908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.047885                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.111887                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.047855                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.090006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.047430                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.146956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.061498                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.048323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.026084                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.047234                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.026226                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.038485                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.026719                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.047338                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.032686                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999889                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        50312                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        25419                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        45833                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25530                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        35907                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        25515                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        50133                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        27703                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  286364                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            88370                       # number of Writeback hits
system.l2.Writeback_hits::total                 88370                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1021                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        50381                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        25608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        45952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        35970                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        25702                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        50202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        27840                       # number of demand (read+write) hits
system.l2.demand_hits::total                   287385                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        50381                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        25608                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        45952                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25718                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        35970                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        25702                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        50202                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        27840                       # number of overall hits
system.l2.overall_hits::total                  287385                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20991                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7047                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18234                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6969                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        13272                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         6942                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        21142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         8656                       # number of ReadReq misses
system.l2.ReadReq_misses::total                103562                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        18234                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6969                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         6942                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        21142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         8656                       # number of demand (read+write) misses
system.l2.demand_misses::total                 103562                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20991                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7047                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        18234                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6969                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13272                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         6942                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        21142                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         8656                       # number of overall misses
system.l2.overall_misses::total                103562                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5886369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3372643091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5644719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1140871911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5648640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2941249020                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5449553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1131730419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5662997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2130433777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6093695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1127466003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5847631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3396319767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6304636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1395830270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     16683082498                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5886369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3372643091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5644719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1140871911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5648640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2941249020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5449553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1131730419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5662997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2130433777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6093695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1127466003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5847631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3396319767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6304636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1395830270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16683082498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5886369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3372643091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5644719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1140871911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5648640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2941249020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5449553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1131730419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5662997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2130433777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6093695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1127466003                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5847631                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3396319767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6304636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1395830270                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16683082498                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        64067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        32499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        49179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        32457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        71275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              389926                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        88370                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             88370                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1021                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32655                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        64186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        32687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        49242                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        32644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        71344                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36496                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               390947                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32655                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        64186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        32687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        49242                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        32644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        71344                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36496                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              390947                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.294392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.217058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.284608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.214437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.269871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.213883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.296626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265594                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.294107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.215802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.284081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.213204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.269526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.212658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.296339                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.237177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264900                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.294107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.215802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.284081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.213204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.269526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.212658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.296339                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.237177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264900                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150932.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160670.910914                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148545.236842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161894.694338                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148648.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 161305.748602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151376.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 162394.951786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153053.972973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 160520.929551                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152342.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162412.273552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149939.256410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 160643.258301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150110.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161255.807532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161092.702903                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150932.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160670.910914                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148545.236842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161894.694338                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148648.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 161305.748602                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151376.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 162394.951786                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153053.972973                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 160520.929551                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152342.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162412.273552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149939.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 160643.258301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150110.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161255.807532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161092.702903                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150932.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160670.910914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148545.236842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161894.694338                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148648.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 161305.748602                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151376.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 162394.951786                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153053.972973                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 160520.929551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152342.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162412.273552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149939.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 160643.258301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150110.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161255.807532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161092.702903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30685                       # number of writebacks
system.l2.writebacks::total                     30685                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        18234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6969                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        13272                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         6942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        21142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         8656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           103562                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        18234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        13272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         6942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        21142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         8656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            103562                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        18234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        13272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         6942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        21142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         8656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           103562                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3616313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2150315258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3431826                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    730418668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3432893                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1879193185                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3354258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    725843939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3508581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1357131371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3767090                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    723130128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3573723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2165288113                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3857377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    891730816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10651593539                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3616313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2150315258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3431826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    730418668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3432893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1879193185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3354258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    725843939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3508581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1357131371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3767090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    723130128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3573723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2165288113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3857377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    891730816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10651593539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3616313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2150315258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3431826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    730418668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3432893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1879193185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3354258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    725843939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3508581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1357131371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3767090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    723130128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3573723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2165288113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3857377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    891730816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10651593539                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.294392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.284608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.214437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.269871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.213883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.296626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265594                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.294107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.215802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.284081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.213204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.269526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.212658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.296339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.237177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.294107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.215802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.284081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.213204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.269526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.212658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.296339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.237177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264900                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92725.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102439.867467                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90311.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103649.591032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90339.289474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103059.843424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93173.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104153.241355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94826.513514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102255.226869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94177.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104167.405359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91633.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 102416.427632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91842.309524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103018.809612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 102852.335210                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92725.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102439.867467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90311.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103649.591032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90339.289474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 103059.843424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93173.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104153.241355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94826.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 102255.226869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94177.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104167.405359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91633.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 102416.427632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91842.309524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103018.809612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102852.335210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92725.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102439.867467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90311.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103649.591032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90339.289474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 103059.843424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93173.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104153.241355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94826.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 102255.226869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94177.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104167.405359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91633.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 102416.427632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91842.309524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103018.809612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102852.335210                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               579.162529                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010669237                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733566.444254                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.132739                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.029791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061110                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867035                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928145                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10661347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10661347                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10661347                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10661347                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10661347                       # number of overall hits
system.cpu0.icache.overall_hits::total       10661347                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8093898                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8093898                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8093898                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8093898                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8093898                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8093898                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10661399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10661399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10661399                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10661399                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10661399                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10661399                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155651.884615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155651.884615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155651.884615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155651.884615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155651.884615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155651.884615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6492140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6492140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6492140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6492140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6492140                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6492140                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162303.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162303.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162303.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162303.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162303.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162303.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71372                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432112417                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71628                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6032.730455                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.878291                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.121709                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27998302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27998302                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329922                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329922                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43328224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43328224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43328224                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43328224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       249633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       249633                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249862                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27280272362                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27280272362                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20305821                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20305821                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27300578183                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27300578183                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27300578183                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27300578183                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28247935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28247935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43578086                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43578086                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43578086                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43578086                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008837                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005734                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005734                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005734                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005734                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109281.514712                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109281.514712                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88671.707424                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88671.707424                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109262.625701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109262.625701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109262.625701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109262.625701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19706                       # number of writebacks
system.cpu0.dcache.writebacks::total            19706                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       178330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178330                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178490                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178490                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178490                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178490                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71303                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71303                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71372                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7053043179                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7053043179                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4954761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4954761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7057997940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7057997940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7057997940                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7057997940                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001638                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001638                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98916.499712                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98916.499712                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71808.130435                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71808.130435                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98890.292271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98890.292271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98890.292271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98890.292271                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.400218                       # Cycle average of tags in use
system.cpu1.icache.total_refs               984596849                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1989084.543434                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.400218                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063141                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.792308                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11013288                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11013288                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11013288                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11013288                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11013288                       # number of overall hits
system.cpu1.icache.overall_hits::total       11013288                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8477499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8477499                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8477499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8477499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8477499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8477499                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11013339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11013339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11013339                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11013339                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11013339                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11013339                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166225.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166225.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166225.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166225.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166225.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166225.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6628122                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6628122                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6628122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6628122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6628122                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6628122                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165703.050000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165703.050000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165703.050000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165703.050000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165703.050000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165703.050000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32655                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158087081                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 32911                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4803.472426                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.252086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.747914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911141                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088859                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8785474                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8785474                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6524921                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6524921                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16819                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16819                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15873                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15873                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15310395                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15310395                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15310395                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15310395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        83763                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        83763                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1919                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85682                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85682                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85682                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85682                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8255521382                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8255521382                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    126572405                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    126572405                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8382093787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8382093787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8382093787                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8382093787                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8869237                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8869237                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6526840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6526840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15873                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15873                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15396077                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15396077                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15396077                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15396077                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009444                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000294                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000294                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005565                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005565                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98558.091066                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98558.091066                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 65957.480459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65957.480459                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97827.942707                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97827.942707                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97827.942707                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97827.942707                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       129418                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 43139.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7438                       # number of writebacks
system.cpu1.dcache.writebacks::total             7438                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51297                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1730                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1730                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53027                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53027                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32466                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          189                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32655                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32655                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32655                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32655                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2883849782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2883849782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     14182633                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     14182633                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2898032415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2898032415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2898032415                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2898032415                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88826.765909                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88826.765909                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75040.386243                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75040.386243                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88746.973358                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88746.973358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88746.973358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88746.973358                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.999824                       # Cycle average of tags in use
system.cpu2.icache.total_refs               987013980                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1865810.926276                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.999824                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060897                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.846154                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10910465                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10910465                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10910465                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10910465                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10910465                       # number of overall hits
system.cpu2.icache.overall_hits::total       10910465                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7435808                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7435808                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7435808                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7435808                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7435808                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7435808                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10910514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10910514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10910514                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10910514                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10910514                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10910514                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151751.183673                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151751.183673                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151751.183673                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151751.183673                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151751.183673                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151751.183673                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6061711                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6061711                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6061711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6061711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6061711                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6061711                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155428.487179                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155428.487179                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155428.487179                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155428.487179                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155428.487179                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155428.487179                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 64186                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175175897                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 64442                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2718.349787                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.307486                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.692514                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915264                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084736                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7565495                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7565495                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6266678                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6266678                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17478                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17478                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14621                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14621                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13832173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13832173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13832173                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13832173                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       162686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       162686                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          720                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          720                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       163406                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        163406                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       163406                       # number of overall misses
system.cpu2.dcache.overall_misses::total       163406                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17993790062                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17993790062                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     61005654                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     61005654                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18054795716                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18054795716                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18054795716                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18054795716                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7728181                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7728181                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6267398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6267398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     13995579                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13995579                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     13995579                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13995579                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021051                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021051                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011676                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011676                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011676                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011676                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110604.416250                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110604.416250                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84730.075000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84730.075000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110490.408651                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110490.408651                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110490.408651                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110490.408651                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12437                       # number of writebacks
system.cpu2.dcache.writebacks::total            12437                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        98619                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        98619                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          601                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          601                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        99220                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        99220                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        99220                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        99220                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        64067                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        64067                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          119                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        64186                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        64186                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        64186                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        64186                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6151483292                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6151483292                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      7791236                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7791236                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6159274528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6159274528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6159274528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6159274528                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004586                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004586                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004586                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004586                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96016.409259                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96016.409259                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65472.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65472.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95959.781385                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95959.781385                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95959.781385                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95959.781385                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.612645                       # Cycle average of tags in use
system.cpu3.icache.total_refs               984597505                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1997155.182556                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.612645                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060277                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.789443                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11013944                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11013944                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11013944                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11013944                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11013944                       # number of overall hits
system.cpu3.icache.overall_hits::total       11013944                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7743791                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7743791                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7743791                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7743791                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7743791                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7743791                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11013991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11013991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11013991                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11013991                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11013991                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11013991                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164761.510638                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164761.510638                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164761.510638                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164761.510638                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164761.510638                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164761.510638                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6305991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6305991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6305991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6305991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6305991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6305991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165947.131579                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165947.131579                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 32687                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158088233                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 32943                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4798.841423                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.247038                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.752962                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911121                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088879                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8785794                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8785794                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6525750                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6525750                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16820                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16820                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15875                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15875                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15311544                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15311544                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15311544                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15311544                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        83827                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        83827                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1900                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1900                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85727                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85727                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85727                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85727                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8262249658                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8262249658                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    124838224                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    124838224                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8387087882                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8387087882                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8387087882                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8387087882                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8869621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8869621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6527650                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6527650                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15875                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15875                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15397271                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15397271                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15397271                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15397271                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009451                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000291                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005568                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005568                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98563.108044                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98563.108044                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65704.328421                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65704.328421                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97834.846454                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97834.846454                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97834.846454                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97834.846454                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       162068                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 27011.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7387                       # number of writebacks
system.cpu3.dcache.writebacks::total             7387                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        51328                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        51328                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1712                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1712                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53040                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53040                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53040                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53040                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        32499                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        32499                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          188                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        32687                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        32687                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        32687                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        32687                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2881464018                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2881464018                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14053626                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14053626                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2895517644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2895517644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2895517644                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2895517644                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002123                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002123                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88663.159420                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88663.159420                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74753.329787                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74753.329787                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88583.156729                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88583.156729                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88583.156729                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88583.156729                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               560.444247                       # Cycle average of tags in use
system.cpu4.icache.total_refs               898740022                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1590690.304425                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.253026                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   524.191221                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058098                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.840050                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.898148                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10924175                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10924175                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10924175                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10924175                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10924175                       # number of overall hits
system.cpu4.icache.overall_hits::total       10924175                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7023924                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7023924                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7023924                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7023924                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7023924                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7023924                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10924221                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10924221                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10924221                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10924221                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10924221                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10924221                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       152694                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       152694                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       152694                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       152694                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       152694                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       152694                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6064955                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6064955                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6064955                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6064955                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6064955                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6064955                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159604.078947                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159604.078947                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159604.078947                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159604.078947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159604.078947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159604.078947                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 49242                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               216596165                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 49498                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4375.856903                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   199.646521                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    56.353479                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.779869                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.220131                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     16080957                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       16080957                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3089503                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3089503                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7305                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7305                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7250                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7250                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     19170460                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        19170460                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     19170460                       # number of overall hits
system.cpu4.dcache.overall_hits::total       19170460                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       167251                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       167251                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          306                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       167557                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        167557                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       167557                       # number of overall misses
system.cpu4.dcache.overall_misses::total       167557                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  17592001888                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  17592001888                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     26636016                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     26636016                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  17618637904                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  17618637904                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  17618637904                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  17618637904                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     16248208                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     16248208                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3089809                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3089809                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7250                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7250                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     19338017                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     19338017                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     19338017                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     19338017                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010294                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010294                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008665                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008665                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008665                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008665                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 105183.238892                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 105183.238892                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87045.803922                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87045.803922                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105150.115507                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105150.115507                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105150.115507                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105150.115507                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6420                       # number of writebacks
system.cpu4.dcache.writebacks::total             6420                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       118072                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       118072                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          243                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       118315                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       118315                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       118315                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       118315                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        49179                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        49179                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           63                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        49242                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        49242                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        49242                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        49242                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4634460848                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4634460848                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4169553                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4169553                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4638630401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4638630401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4638630401                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4638630401                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94236.581630                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94236.581630                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66183.380952                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66183.380952                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94200.690488                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94200.690488                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94200.690488                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94200.690488                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               496.309342                       # Cycle average of tags in use
system.cpu5.icache.total_refs               984597918                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1981082.329980                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.309342                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.066201                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.795368                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11014357                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11014357                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11014357                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11014357                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11014357                       # number of overall hits
system.cpu5.icache.overall_hits::total       11014357                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8327655                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8327655                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8327655                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8327655                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8327655                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8327655                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11014408                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11014408                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11014408                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11014408                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11014408                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11014408                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 163287.352941                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 163287.352941                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 163287.352941                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 163287.352941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 163287.352941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 163287.352941                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6949239                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6949239                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6949239                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6949239                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6949239                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6949239                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165458.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165458.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165458.071429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165458.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165458.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165458.071429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 32644                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158089263                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 32900                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4805.144772                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.245873                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.754127                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911117                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088883                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8786066                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8786066                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6526409                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6526409                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16918                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16918                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15876                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15876                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15312475                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15312475                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15312475                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15312475                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        83862                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        83862                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1875                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1875                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        85737                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         85737                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        85737                       # number of overall misses
system.cpu5.dcache.overall_misses::total        85737                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8249392452                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8249392452                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    125364320                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    125364320                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8374756772                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8374756772                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8374756772                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8374756772                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8869928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8869928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6528284                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6528284                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15876                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15876                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15398212                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15398212                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15398212                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15398212                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009455                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000287                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000287                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005568                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005568                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98368.658654                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98368.658654                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 66860.970667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 66860.970667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97679.610577                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97679.610577                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97679.610577                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97679.610577                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       261912                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        32739                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7364                       # number of writebacks
system.cpu5.dcache.writebacks::total             7364                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        51405                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        51405                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1688                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1688                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        53093                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        53093                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        53093                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        53093                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        32457                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        32457                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          187                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          187                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        32644                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        32644                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        32644                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        32644                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   2874584126                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2874584126                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     13977275                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13977275                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   2888561401                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   2888561401                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   2888561401                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2888561401                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002120                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002120                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88565.921866                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88565.921866                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74744.786096                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74744.786096                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88486.747978                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88486.747978                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88486.747978                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88486.747978                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               578.774683                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1010668678                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1733565.485420                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.744883                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.029801                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060489                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867035                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.927524                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10660788                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10660788                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10660788                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10660788                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10660788                       # number of overall hits
system.cpu6.icache.overall_hits::total       10660788                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7785817                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7785817                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7785817                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7785817                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7785817                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7785817                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10660838                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10660838                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10660838                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10660838                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10660838                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10660838                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 155716.340000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 155716.340000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 155716.340000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 155716.340000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 155716.340000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 155716.340000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6386436                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6386436                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6386436                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6386436                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6386436                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6386436                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159660.900000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159660.900000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159660.900000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159660.900000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159660.900000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159660.900000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 71344                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               432099174                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 71600                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               6034.904665                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.877837                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.122163                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437023                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562977                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     27989193                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       27989193                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     15325797                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      15325797                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7482                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7482                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7476                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7476                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     43314990                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        43314990                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     43314990                       # number of overall hits
system.cpu6.dcache.overall_hits::total       43314990                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       249619                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       249619                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          229                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       249848                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        249848                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       249848                       # number of overall misses
system.cpu6.dcache.overall_misses::total       249848                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  27333401194                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  27333401194                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     19947891                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     19947891                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  27353349085                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  27353349085                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  27353349085                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  27353349085                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     28238812                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     28238812                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     15326026                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     15326026                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7476                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7476                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     43564838                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     43564838                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     43564838                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     43564838                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008840                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008840                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005735                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005735                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005735                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005735                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109500.483513                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109500.483513                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87108.694323                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87108.694323                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109479.960156                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109479.960156                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109479.960156                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109479.960156                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        19956                       # number of writebacks
system.cpu6.dcache.writebacks::total            19956                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       178344                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       178344                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          160                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       178504                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       178504                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       178504                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       178504                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        71275                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        71275                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           69                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        71344                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        71344                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        71344                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        71344                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   7064129513                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7064129513                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4839358                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4839358                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7068968871                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7068968871                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   7068968871                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7068968871                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001638                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001638                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99110.901620                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99110.901620                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70135.623188                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70135.623188                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99082.878322                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99082.878322                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99082.878322                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99082.878322                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.125362                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981391777                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1890928.279383                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    43.125362                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.069111                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830329                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10941415                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10941415                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10941415                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10941415                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10941415                       # number of overall hits
system.cpu7.icache.overall_hits::total       10941415                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7823510                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7823510                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7823510                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7823510                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7823510                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7823510                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10941465                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10941465                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10941465                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10941465                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10941465                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10941465                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156470.200000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156470.200000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156470.200000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156470.200000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156470.200000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156470.200000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           44                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           44                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           44                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6921618                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6921618                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6921618                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6921618                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6921618                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6921618                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157309.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157309.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157309.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157309.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157309.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157309.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36496                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160523150                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 36752                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4367.739171                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.745901                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.254099                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913070                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086930                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7535671                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7535671                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6344733                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6344733                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16151                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16151                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15278                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15278                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13880404                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13880404                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13880404                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13880404                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       116823                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       116823                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          802                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          802                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       117625                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        117625                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       117625                       # number of overall misses
system.cpu7.dcache.overall_misses::total       117625                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13130057967                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13130057967                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68178978                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68178978                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13198236945                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13198236945                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13198236945                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13198236945                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7652494                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7652494                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6345535                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6345535                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15278                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15278                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13998029                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13998029                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13998029                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13998029                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015266                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015266                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008403                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008403                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008403                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008403                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112392.747721                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112392.747721                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85011.194514                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85011.194514                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112206.052667                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112206.052667                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112206.052667                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112206.052667                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7662                       # number of writebacks
system.cpu7.dcache.writebacks::total             7662                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        80464                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        80464                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          665                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          665                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        81129                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        81129                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        81129                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        81129                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36359                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36359                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          137                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36496                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36496                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36496                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36496                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3305212857                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3305212857                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8959392                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8959392                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3314172249                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3314172249                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3314172249                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3314172249                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90904.943948                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90904.943948                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65397.021898                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65397.021898                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90809.191391                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90809.191391                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90809.191391                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90809.191391                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
