Source Block: oh/src/mio/hdl/mrx_fifo.v@22:32@HdlIdDef
    output 	    access_out, // fifo data valid
    output [PW-1:0] packet_out, // fifo packet
    input 	    wait_in     // wait pushback for fifo
    );

   wire [71:0] 	    fifo_packet_out;
   wire 	    fifo_access_out;
   wire 	    fifo_wait_out;
   
   //########################################################
   //# FIFO 

Diff Content:
- 27    wire [71:0] 	    fifo_packet_out;

Clone Blocks:
Clone Blocks 1:
oh/src/mio/hdl/mrx_fifo.v@23:33
    output [PW-1:0] packet_out, // fifo packet
    input 	    wait_in     // wait pushback for fifo
    );

   wire [71:0] 	    fifo_packet_out;
   wire 	    fifo_access_out;
   wire 	    fifo_wait_out;
   
   //########################################################
   //# FIFO 
   //#######################################################   

