###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:41:08 2024
#  Command:           optDesign -postCTS -hold -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.244
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                 10.783
= Slack Time                   -0.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |             | 0.000 |       |   0.000 |   -0.421 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.044 | 0.042 |   0.042 |   -0.378 | 
     | Ref_clk__L2_I0                       | A v -> Y ^   | CLKINVX40M  | 0.026 | 0.046 |   0.088 |   -0.333 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M    | 0.193 | 0.202 |   0.289 |   -0.131 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.054 | 0.148 |   0.438 |    0.017 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.066 | 0.120 |   0.557 |    0.137 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v   | CLKINVX40M  | 0.071 | 0.069 |   0.626 |    0.205 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^   | CLKINVX40M  | 0.220 | 0.145 |   0.770 |    0.350 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M  | 0.146 | 0.410 |   1.180 |    0.760 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M      | 0.371 | 0.247 |   1.427 |    1.006 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX2M      | 0.135 | 0.149 |   1.576 |    1.155 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M     | 0.292 | 0.207 |   1.783 |    1.363 | 
     | alu/div_30/FE_RC_52_0                | A ^ -> Y ^   | AND4X4M     | 0.087 | 0.197 |   1.980 |    1.559 | 
     | alu/div_30/FE_RC_51_0                | C ^ -> Y v   | NAND3X4M    | 0.170 | 0.144 |   2.124 |    1.703 | 
     | alu/div_30/FE_RC_65_0                | B v -> Y ^   | NAND3X4M    | 0.112 | 0.119 |   2.243 |    1.822 | 
     | alu/div_30/FE_RC_64_0                | A ^ -> Y v   | NAND2X4M    | 0.060 | 0.064 |   2.307 |    1.887 | 
     | alu/div_30/FE_RC_63_0                | A v -> Y ^   | NAND2X4M    | 0.079 | 0.061 |   2.368 |    1.948 | 
     | alu/div_30/FE_RC_54_0                | B ^ -> Y v   | NAND2X4M    | 0.108 | 0.095 |   2.463 |    2.042 | 
     | alu/div_30/FE_RC_201_0               | B v -> Y ^   | NAND2X2M    | 0.109 | 0.101 |   2.564 |    2.144 | 
     | alu/div_30/FE_RC_200_0               | B ^ -> Y v   | CLKNAND2X4M | 0.188 | 0.151 |   2.715 |    2.295 | 
     | alu/div_30/FE_RC_155_0               | B v -> Y ^   | NAND2X2M    | 0.176 | 0.161 |   2.876 |    2.455 | 
     | alu/div_30/FE_RC_154_0               | B0 ^ -> Y v  | OAI2B1X8M   | 0.132 | 0.127 |   3.003 |    2.582 | 
     | alu/div_30/FE_RC_153_0               | A v -> Y ^   | NOR2X4M     | 0.138 | 0.120 |   3.123 |    2.703 | 
     | alu/div_30/FE_RC_152_0               | B0 ^ -> Y v  | AOI21X4M    | 0.107 | 0.047 |   3.170 |    2.750 | 
     | alu/div_30/FE_RC_151_0               | B v -> Y ^   | MXI2X2M     | 0.233 | 0.154 |   3.324 |    2.904 | 
     | alu/div_30/FE_RC_150_0               | A ^ -> Y v   | NAND2X3M    | 0.091 | 0.090 |   3.414 |    2.994 | 
     | alu/div_30/FE_RC_149_0               | A v -> Y ^   | NAND2X2M    | 0.080 | 0.071 |   3.485 |    3.065 | 
     | alu/div_30/U39                       | B ^ -> Y ^   | MX2X1M      | 0.304 | 0.288 |   3.774 |    3.353 | 
     | alu/div_30/FE_RC_237_0               | A ^ -> Y v   | NAND3X1M    | 0.625 | 0.441 |   4.215 |    3.794 | 
     | alu/div_30/FE_RC_342_0               | A v -> Y ^   | NAND2X8M    | 0.272 | 0.283 |   4.498 |    4.078 | 
     | alu/div_30/FE_RC_365_0               | S0 ^ -> Y v  | MX2X2M      | 0.174 | 0.332 |   4.830 |    4.410 | 
     | alu/div_30/FE_RC_369_0               | A v -> Y ^   | CLKNAND2X8M | 0.118 | 0.115 |   4.945 |    4.525 | 
     | alu/div_30/FE_RC_372_0               | A ^ -> Y v   | NAND2X4M    | 0.060 | 0.065 |   5.010 |    4.590 | 
     | alu/div_30/FE_RC_371_0               | A v -> Y ^   | NAND2X4M    | 0.101 | 0.054 |   5.064 |    4.643 | 
     | alu/div_30/FE_RC_454_0               | B ^ -> Y v   | CLKNAND2X2M | 0.218 | 0.167 |   5.231 |    4.810 | 
     | alu/div_30/FE_RC_456_0               | A v -> Y ^   | INVX2M      | 0.131 | 0.135 |   5.366 |    4.946 | 
     | alu/div_30/FE_RC_455_0               | A ^ -> Y v   | NAND2X6M    | 0.170 | 0.125 |   5.491 |    5.071 | 
     | alu/div_30/FE_RC_478_0               | A v -> Y v   | AND2X12M    | 0.101 | 0.213 |   5.704 |    5.283 | 
     | alu/div_30/U50                       | S0 v -> Y ^  | CLKMX2X2M   | 0.311 | 0.359 |   6.063 |    5.643 | 
     | alu/div_30/FE_RC_512_0               | A ^ -> Y v   | NAND2X4M    | 0.160 | 0.157 |   6.220 |    5.799 | 
     | alu/div_30/FE_RC_511_0               | A v -> Y ^   | INVX2M      | 0.092 | 0.096 |   6.316 |    5.896 | 
     | alu/div_30/FE_RC_510_0               | B ^ -> Y v   | CLKNAND2X4M | 0.155 | 0.129 |   6.445 |    6.024 | 
     | alu/div_30/FE_RC_577_0               | B v -> Y ^   | CLKNAND2X4M | 0.079 | 0.086 |   6.532 |    6.111 | 
     | alu/div_30/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.056 | 0.057 |   6.588 |    6.168 | 
     | alu/div_30/FE_RC_575_0               | A v -> Y ^   | NAND2X4M    | 0.079 | 0.061 |   6.649 |    6.229 | 
     | alu/div_30/FE_RC_574_0               | A ^ -> Y v   | NAND2X4M    | 0.181 | 0.132 |   6.781 |    6.361 | 
     | alu/div_30/FE_RC_638_0               | A v -> Y ^   | INVX4M      | 0.172 | 0.153 |   6.935 |    6.514 | 
     | alu/div_30/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.233 | 0.340 |   7.275 |    6.854 | 
     | alu/div_30/FE_RC_642_0               | A v -> Y ^   | INVX2M      | 0.112 | 0.119 |   7.394 |    6.974 | 
     | alu/div_30/FE_RC_641_0               | A ^ -> Y v   | NAND2X4M    | 0.085 | 0.083 |   7.477 |    7.056 | 
     | alu/div_30/FE_RC_680_0               | D v -> Y ^   | NAND4X2M    | 0.170 | 0.131 |   7.608 |    7.187 | 
     | alu/div_30/FE_RC_678_0               | B ^ -> Y v   | NAND3X3M    | 0.228 | 0.186 |   7.794 |    7.373 | 
     | alu/div_30/FE_RC_727_0               | B v -> Y ^   | NAND2X2M    | 0.116 | 0.130 |   7.924 |    7.504 | 
     | alu/div_30/FE_RC_726_0               | A ^ -> Y v   | CLKNAND2X4M | 0.143 | 0.123 |   8.048 |    7.627 | 
     | alu/div_30/FE_RC_725_0               | A v -> Y ^   | NAND3X2M    | 0.122 | 0.102 |   8.149 |    7.729 | 
     | alu/div_30/FE_RC_724_0               | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.072 |   8.222 |    7.801 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX1M     | 0.174 | 0.489 |   8.710 |    8.290 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.267 |   8.978 |    8.557 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.252 |   9.229 |    8.809 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.239 |   9.469 |    9.048 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.234 |   9.702 |    9.282 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.244 |   9.947 |    9.526 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.117 | 0.268 |  10.215 |    9.794 | 
     | alu/U102                             | C0 v -> Y ^  | AOI222X4M   | 0.430 | 0.373 |  10.588 |   10.168 | 
     | alu/U99                              | B ^ -> Y v   | NAND4X2M    | 0.221 | 0.194 |  10.782 |   10.362 | 
     | alu/\alu_out_reg[0]                  | D v          | SDFFRHQX1M  | 0.221 | 0.000 |  10.783 |   10.362 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |    0.421 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |    0.463 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |    0.508 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |    0.710 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |    1.037 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |    1.037 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |    1.225 | 
     | alu/\alu_out_reg[0]     | CK ^          | SDFFRHQX1M   | 0.071 | 0.002 |   0.806 |    1.226 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.243
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.363
- Arrival Time                  8.894
= Slack Time                    1.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    1.468 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M  | 0.044 | 0.042 |   0.042 |    1.510 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M  | 0.026 | 0.046 |   0.088 |    1.556 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.193 | 0.202 |   0.290 |    1.758 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M  | 0.054 | 0.148 |   0.438 |    1.906 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M  | 0.066 | 0.120 |   0.557 |    2.025 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M  | 0.071 | 0.069 |   0.626 |    2.094 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M  | 0.220 | 0.145 |   0.771 |    2.239 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.146 | 0.410 |   1.181 |    2.649 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.371 | 0.247 |   1.427 |    2.895 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.135 | 0.149 |   1.576 |    3.044 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.292 | 0.207 |   1.783 |    3.251 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.980 |    3.448 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   2.124 |    3.592 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.112 | 0.119 |   2.243 |    3.711 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.060 | 0.064 |   2.307 |    3.775 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   2.368 |    3.836 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.095 |   2.463 |    3.931 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   2.564 |    4.032 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   2.715 |    4.183 | 
     | alu/div_30/FE_RC_155_0            | B v -> Y ^  | NAND2X2M    | 0.176 | 0.161 |   2.876 |    4.344 | 
     | alu/div_30/FE_RC_154_0            | B0 ^ -> Y v | OAI2B1X8M   | 0.132 | 0.127 |   3.003 |    4.471 | 
     | alu/div_30/FE_RC_153_0            | A v -> Y ^  | NOR2X4M     | 0.138 | 0.120 |   3.123 |    4.591 | 
     | alu/div_30/FE_RC_152_0            | B0 ^ -> Y v | AOI21X4M    | 0.107 | 0.047 |   3.171 |    4.639 | 
     | alu/div_30/FE_RC_151_0            | B v -> Y ^  | MXI2X2M     | 0.233 | 0.154 |   3.325 |    4.793 | 
     | alu/div_30/FE_RC_150_0            | A ^ -> Y v  | NAND2X3M    | 0.091 | 0.090 |   3.414 |    4.882 | 
     | alu/div_30/FE_RC_149_0            | A v -> Y ^  | NAND2X2M    | 0.080 | 0.071 |   3.485 |    4.953 | 
     | alu/div_30/U39                    | B ^ -> Y ^  | MX2X1M      | 0.304 | 0.288 |   3.774 |    5.242 | 
     | alu/div_30/FE_RC_237_0            | A ^ -> Y v  | NAND3X1M    | 0.625 | 0.441 |   4.215 |    5.683 | 
     | alu/div_30/FE_RC_342_0            | A v -> Y ^  | NAND2X8M    | 0.272 | 0.283 |   4.498 |    5.966 | 
     | alu/div_30/FE_RC_365_0            | S0 ^ -> Y v | MX2X2M      | 0.174 | 0.332 |   4.830 |    6.298 | 
     | alu/div_30/FE_RC_369_0            | A v -> Y ^  | CLKNAND2X8M | 0.118 | 0.115 |   4.945 |    6.413 | 
     | alu/div_30/FE_RC_372_0            | A ^ -> Y v  | NAND2X4M    | 0.060 | 0.065 |   5.010 |    6.478 | 
     | alu/div_30/FE_RC_371_0            | A v -> Y ^  | NAND2X4M    | 0.101 | 0.054 |   5.064 |    6.532 | 
     | alu/div_30/FE_RC_454_0            | B ^ -> Y v  | CLKNAND2X2M | 0.218 | 0.167 |   5.231 |    6.699 | 
     | alu/div_30/FE_RC_456_0            | A v -> Y ^  | INVX2M      | 0.131 | 0.135 |   5.366 |    6.834 | 
     | alu/div_30/FE_RC_455_0            | A ^ -> Y v  | NAND2X6M    | 0.170 | 0.125 |   5.491 |    6.959 | 
     | alu/div_30/FE_RC_478_0            | A v -> Y v  | AND2X12M    | 0.101 | 0.213 |   5.704 |    7.172 | 
     | alu/div_30/U50                    | S0 v -> Y ^ | CLKMX2X2M   | 0.311 | 0.359 |   6.063 |    7.531 | 
     | alu/div_30/FE_RC_512_0            | A ^ -> Y v  | NAND2X4M    | 0.160 | 0.157 |   6.220 |    7.688 | 
     | alu/div_30/FE_RC_511_0            | A v -> Y ^  | INVX2M      | 0.092 | 0.096 |   6.316 |    7.785 | 
     | alu/div_30/FE_RC_510_0            | B ^ -> Y v  | CLKNAND2X4M | 0.155 | 0.129 |   6.445 |    7.913 | 
     | alu/div_30/FE_RC_577_0            | B v -> Y ^  | CLKNAND2X4M | 0.079 | 0.086 |   6.532 |    8.000 | 
     | alu/div_30/FE_RC_576_0            | A ^ -> Y v  | NAND2X4M    | 0.056 | 0.057 |   6.588 |    8.056 | 
     | alu/div_30/FE_RC_575_0            | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   6.649 |    8.117 | 
     | alu/div_30/FE_RC_574_0            | A ^ -> Y v  | NAND2X4M    | 0.181 | 0.132 |   6.781 |    8.249 | 
     | alu/div_30/FE_RC_638_0            | A v -> Y ^  | INVX4M      | 0.172 | 0.153 |   6.935 |    8.403 | 
     | alu/div_30/U49                    | S0 ^ -> Y v | CLKMX2X2M   | 0.233 | 0.340 |   7.275 |    8.743 | 
     | alu/div_30/FE_RC_642_0            | A v -> Y ^  | INVX2M      | 0.112 | 0.119 |   7.394 |    8.862 | 
     | alu/div_30/FE_RC_641_0            | A ^ -> Y v  | NAND2X4M    | 0.085 | 0.083 |   7.477 |    8.945 | 
     | alu/div_30/FE_RC_680_0            | D v -> Y ^  | NAND4X2M    | 0.170 | 0.131 |   7.608 |    9.076 | 
     | alu/div_30/FE_RC_678_0            | B ^ -> Y v  | NAND3X3M    | 0.228 | 0.186 |   7.794 |    9.262 | 
     | alu/div_30/FE_RC_727_0            | B v -> Y ^  | NAND2X2M    | 0.116 | 0.130 |   7.924 |    9.392 | 
     | alu/div_30/FE_RC_726_0            | A ^ -> Y v  | CLKNAND2X4M | 0.143 | 0.123 |   8.048 |    9.516 | 
     | alu/div_30/FE_RC_738_0            | A v -> Y v  | CLKAND2X16M | 0.092 | 0.173 |   8.221 |    9.689 | 
     | alu/U52                           | C0 v -> Y ^ | AOI222X1M   | 0.615 | 0.486 |   8.707 |   10.175 | 
     | alu/U49                           | B ^ -> Y v  | NAND4X2M    | 0.221 | 0.187 |   8.894 |   10.362 | 
     | alu/\alu_out_reg[1]               | D v         | SDFFRHQX1M  | 0.221 | 0.000 |   8.894 |   10.363 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -1.468 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -1.426 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -1.380 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -1.179 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -0.852 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -0.852 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -0.664 | 
     | alu/\alu_out_reg[1]     | CK ^          | SDFFRHQX1M   | 0.071 | 0.002 |   0.806 |   -0.662 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.197
- Arrival Time                  8.274
= Slack Time                    1.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    1.923 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    1.965 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    2.011 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    2.212 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    2.360 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    2.480 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    2.549 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.220 | 0.145 |   0.770 |    2.693 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    3.438 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.359 | 0.355 |   1.870 |    3.793 | 
     | alu/mult_27/U107                  | B v -> Y ^   | NOR2X1M    | 0.286 | 0.261 |   2.131 |    4.054 | 
     | alu/mult_27/U5                    | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.176 |   2.307 |    4.230 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.865 |    4.788 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.569 |   3.434 |    5.357 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.000 |    5.922 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.566 |   4.565 |    6.488 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.567 |   5.133 |    7.055 | 
     | alu/mult_27/S4_3                  | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.735 |    7.657 | 
     | alu/mult_27/U13                   | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   6.043 |    7.965 | 
     | alu/mult_27/FS_1/U33              | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.076 |   6.119 |    8.042 | 
     | alu/mult_27/FS_1/U31              | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   6.523 |    8.445 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.281 |   6.804 |    8.726 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.222 |    9.145 | 
     | alu/mult_27/FS_1/U21              | A1 v -> Y ^  | OAI21BX1M  | 0.396 | 0.290 |   7.512 |    9.434 | 
     | alu/mult_27/FS_1/U19              | A1 ^ -> Y v  | OAI21X1M   | 0.122 | 0.144 |   7.656 |    9.579 | 
     | alu/mult_27/FS_1/U3               | B0N v -> Y v | AOI21BX2M  | 0.060 | 0.180 |   7.835 |    9.758 | 
     | alu/mult_27/FS_1/U7               | B v -> Y v   | XNOR2X2M   | 0.116 | 0.167 |   8.003 |    9.926 | 
     | alu/U128                          | A0 v -> Y ^  | AOI22X1M   | 0.292 | 0.192 |   8.194 |   10.117 | 
     | alu/U127                          | A ^ -> Y v   | NAND2X2M   | 0.136 | 0.080 |   8.274 |   10.197 | 
     | alu/\alu_out_reg[15]              | D v          | SDFFRQX2M  | 0.136 | 0.000 |   8.274 |   10.197 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -1.923 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -1.881 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -1.835 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -1.634 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -1.306 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -1.306 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -1.119 | 
     | alu/\alu_out_reg[15]    | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -1.117 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.196
- Arrival Time                  8.094
= Slack Time                    2.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.101 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    2.144 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    2.189 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    2.391 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    2.539 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    2.659 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    2.727 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.220 | 0.145 |   0.770 |    2.872 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    3.617 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.359 | 0.355 |   1.870 |    3.972 | 
     | alu/mult_27/U107                  | B v -> Y ^   | NOR2X1M    | 0.286 | 0.261 |   2.131 |    4.232 | 
     | alu/mult_27/U5                    | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.176 |   2.307 |    4.408 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.865 |    4.966 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.569 |   3.434 |    5.535 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.000 |    6.101 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.566 |   4.565 |    6.667 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.567 |   5.133 |    7.234 | 
     | alu/mult_27/S4_3                  | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.735 |    7.836 | 
     | alu/mult_27/U13                   | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   6.043 |    8.144 | 
     | alu/mult_27/FS_1/U33              | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.076 |   6.119 |    8.220 | 
     | alu/mult_27/FS_1/U31              | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   6.523 |    8.624 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.281 |   6.804 |    8.905 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.222 |    9.324 | 
     | alu/mult_27/FS_1/U21              | A1 v -> Y ^  | OAI21BX1M  | 0.396 | 0.290 |   7.512 |    9.613 | 
     | alu/mult_27/FS_1/U20              | C ^ -> Y v   | XOR3XLM    | 0.190 | 0.292 |   7.804 |    9.905 | 
     | alu/U126                          | A0 v -> Y ^  | AOI22X1M   | 0.285 | 0.206 |   8.010 |   10.111 | 
     | alu/U125                          | A ^ -> Y v   | NAND2X2M   | 0.142 | 0.084 |   8.094 |   10.196 | 
     | alu/\alu_out_reg[14]              | D v          | SDFFRQX2M  | 0.142 | 0.000 |   8.094 |   10.196 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.101 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -2.059 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -2.014 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -1.812 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -1.485 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -1.485 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -1.297 | 
     | alu/\alu_out_reg[14]    | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -1.296 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.197
- Arrival Time                  7.649
= Slack Time                    2.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.548 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    2.590 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    2.636 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    2.838 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    2.986 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    3.105 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    3.174 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.220 | 0.145 |   0.770 |    3.319 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    4.064 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.359 | 0.355 |   1.870 |    4.419 | 
     | alu/mult_27/U107                  | B v -> Y ^   | NOR2X1M    | 0.286 | 0.261 |   2.131 |    4.679 | 
     | alu/mult_27/U5                    | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.176 |   2.307 |    4.855 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.865 |    5.413 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.569 |   3.434 |    5.982 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.000 |    6.548 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.566 |   4.565 |    7.113 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.567 |   5.133 |    7.681 | 
     | alu/mult_27/S4_3                  | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.735 |    8.283 | 
     | alu/mult_27/U13                   | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   6.043 |    8.591 | 
     | alu/mult_27/FS_1/U33              | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.076 |   6.119 |    8.667 | 
     | alu/mult_27/FS_1/U31              | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   6.523 |    9.071 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.281 |   6.804 |    9.352 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.222 |    9.770 | 
     | alu/mult_27/FS_1/U22              | A v -> Y v   | XNOR2X1M   | 0.139 | 0.173 |   7.395 |    9.943 | 
     | alu/U92                           | A0 v -> Y ^  | AOI22X1M   | 0.255 | 0.175 |   7.570 |   10.118 | 
     | alu/U91                           | A ^ -> Y v   | NAND2X2M   | 0.139 | 0.078 |   7.649 |   10.197 | 
     | alu/\alu_out_reg[13]              | D v          | SDFFRQX2M  | 0.139 | 0.000 |   7.649 |   10.197 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.548 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -2.506 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -2.460 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -2.259 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -1.932 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -1.932 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -1.744 | 
     | alu/\alu_out_reg[13]    | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -1.742 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.805
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.360
- Arrival Time                  7.521
= Slack Time                    2.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    2.839 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M  | 0.044 | 0.042 |   0.042 |    2.882 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M  | 0.026 | 0.046 |   0.088 |    2.927 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.193 | 0.202 |   0.289 |    3.129 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M  | 0.054 | 0.148 |   0.437 |    3.277 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M  | 0.066 | 0.120 |   0.557 |    3.397 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M  | 0.071 | 0.069 |   0.626 |    3.465 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M  | 0.220 | 0.145 |   0.770 |    3.610 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.146 | 0.410 |   1.180 |    4.020 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.371 | 0.247 |   1.427 |    4.266 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.135 | 0.149 |   1.576 |    4.415 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.292 | 0.207 |   1.783 |    4.623 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.980 |    4.819 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   2.124 |    4.963 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.112 | 0.119 |   2.243 |    5.082 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.060 | 0.064 |   2.307 |    5.147 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   2.368 |    5.208 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.095 |   2.463 |    5.302 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   2.564 |    5.404 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   2.715 |    5.555 | 
     | alu/div_30/FE_RC_155_0            | B v -> Y ^  | NAND2X2M    | 0.176 | 0.161 |   2.876 |    5.715 | 
     | alu/div_30/FE_RC_154_0            | B0 ^ -> Y v | OAI2B1X8M   | 0.132 | 0.127 |   3.003 |    5.842 | 
     | alu/div_30/FE_RC_153_0            | A v -> Y ^  | NOR2X4M     | 0.138 | 0.120 |   3.123 |    5.963 | 
     | alu/div_30/FE_RC_152_0            | B0 ^ -> Y v | AOI21X4M    | 0.107 | 0.047 |   3.170 |    6.010 | 
     | alu/div_30/FE_RC_151_0            | B v -> Y ^  | MXI2X2M     | 0.233 | 0.154 |   3.324 |    6.164 | 
     | alu/div_30/FE_RC_150_0            | A ^ -> Y v  | NAND2X3M    | 0.091 | 0.090 |   3.414 |    6.254 | 
     | alu/div_30/FE_RC_149_0            | A v -> Y ^  | NAND2X2M    | 0.080 | 0.071 |   3.485 |    6.325 | 
     | alu/div_30/U39                    | B ^ -> Y ^  | MX2X1M      | 0.304 | 0.288 |   3.774 |    6.613 | 
     | alu/div_30/FE_RC_237_0            | A ^ -> Y v  | NAND3X1M    | 0.625 | 0.441 |   4.215 |    7.054 | 
     | alu/div_30/FE_RC_342_0            | A v -> Y ^  | NAND2X8M    | 0.272 | 0.283 |   4.498 |    7.338 | 
     | alu/div_30/FE_RC_365_0            | S0 ^ -> Y v | MX2X2M      | 0.174 | 0.332 |   4.830 |    7.670 | 
     | alu/div_30/FE_RC_369_0            | A v -> Y ^  | CLKNAND2X8M | 0.118 | 0.115 |   4.945 |    7.785 | 
     | alu/div_30/FE_RC_372_0            | A ^ -> Y v  | NAND2X4M    | 0.060 | 0.065 |   5.010 |    7.850 | 
     | alu/div_30/FE_RC_371_0            | A v -> Y ^  | NAND2X4M    | 0.101 | 0.054 |   5.064 |    7.903 | 
     | alu/div_30/FE_RC_454_0            | B ^ -> Y v  | CLKNAND2X2M | 0.218 | 0.167 |   5.231 |    8.070 | 
     | alu/div_30/FE_RC_456_0            | A v -> Y ^  | INVX2M      | 0.131 | 0.135 |   5.366 |    8.206 | 
     | alu/div_30/FE_RC_455_0            | A ^ -> Y v  | NAND2X6M    | 0.170 | 0.125 |   5.491 |    8.331 | 
     | alu/div_30/FE_RC_478_0            | A v -> Y v  | AND2X12M    | 0.101 | 0.213 |   5.704 |    8.543 | 
     | alu/div_30/U50                    | S0 v -> Y v | CLKMX2X2M   | 0.316 | 0.360 |   6.064 |    8.903 | 
     | alu/div_30/FE_RC_512_0            | A v -> Y ^  | NAND2X4M    | 0.192 | 0.194 |   6.257 |    9.097 | 
     | alu/div_30/FE_RC_511_0            | A ^ -> Y v  | INVX2M      | 0.068 | 0.074 |   6.331 |    9.170 | 
     | alu/div_30/FE_RC_510_0            | B v -> Y ^  | CLKNAND2X4M | 0.102 | 0.081 |   6.412 |    9.252 | 
     | alu/div_30/FE_RC_577_0            | B ^ -> Y v  | CLKNAND2X4M | 0.100 | 0.099 |   6.511 |    9.350 | 
     | alu/div_30/FE_RC_576_0            | A v -> Y ^  | NAND2X4M    | 0.079 | 0.073 |   6.584 |    9.424 | 
     | alu/div_30/FE_RC_575_0            | A ^ -> Y v  | NAND2X4M    | 0.056 | 0.057 |   6.641 |    9.481 | 
     | alu/div_30/FE_RC_574_0            | A v -> Y ^  | NAND2X4M    | 0.245 | 0.155 |   6.796 |    9.635 | 
     | alu/div_30/FE_RC_638_0            | A ^ -> Y v  | INVX4M      | 0.107 | 0.114 |   6.910 |    9.749 | 
     | alu/U106                          | B0 v -> Y ^ | AOI222X1M   | 0.532 | 0.397 |   7.306 |   10.146 | 
     | alu/U103                          | B ^ -> Y v  | NAND4X2M    | 0.227 | 0.214 |   7.520 |   10.360 | 
     | alu/\alu_out_reg[2]               | D v         | SDFFRHQX1M  | 0.227 | 0.000 |   7.521 |   10.360 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.840 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -2.797 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -2.752 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -2.550 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.616 |   -2.223 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.616 |   -2.223 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.035 | 
     | alu/\alu_out_reg[2]     | CK ^          | SDFFRHQX1M   | 0.071 | 0.001 |   0.805 |   -2.034 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.197
- Arrival Time                  7.296
= Slack Time                    2.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.901 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    2.943 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    2.988 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    3.190 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    3.338 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    3.458 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    3.526 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.220 | 0.145 |   0.770 |    3.671 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    4.416 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.359 | 0.355 |   1.870 |    4.771 | 
     | alu/mult_27/U107                  | B v -> Y ^   | NOR2X1M    | 0.286 | 0.261 |   2.131 |    5.032 | 
     | alu/mult_27/U5                    | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.176 |   2.307 |    5.208 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.865 |    5.766 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.569 |   3.434 |    6.335 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.000 |    6.900 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.566 |   4.565 |    7.466 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.567 |   5.133 |    8.033 | 
     | alu/mult_27/S4_3                  | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.735 |    8.635 | 
     | alu/mult_27/U13                   | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   6.043 |    8.943 | 
     | alu/mult_27/FS_1/U33              | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.076 |   6.119 |    9.020 | 
     | alu/mult_27/FS_1/U31              | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   6.523 |    9.423 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.281 |   6.804 |    9.704 | 
     | alu/mult_27/FS_1/U27              | B v -> Y v   | CLKXOR2X2M | 0.109 | 0.251 |   7.054 |    9.955 | 
     | alu/U124                          | A0 v -> Y ^  | AOI22X1M   | 0.252 | 0.166 |   7.220 |   10.121 | 
     | alu/U123                          | A ^ -> Y v   | NAND2X2M   | 0.137 | 0.077 |   7.296 |   10.197 | 
     | alu/\alu_out_reg[12]              | D v          | SDFFRQX2M  | 0.137 | 0.000 |   7.296 |   10.197 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.901 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -2.859 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -2.813 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -2.611 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -2.284 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -2.284 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.097 | 
     | alu/\alu_out_reg[12]    | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -2.094 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.195
- Arrival Time                  6.961
= Slack Time                    3.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.233 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    3.276 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    3.321 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    3.523 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    3.671 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    3.791 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    3.859 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.770 |    4.004 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    4.749 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.870 |    5.104 | 
     | alu/mult_27/U107                  | B v -> Y ^  | NOR2X1M    | 0.286 | 0.261 |   2.131 |    5.365 | 
     | alu/mult_27/U5                    | B ^ -> Y ^  | AND2X2M    | 0.084 | 0.176 |   2.307 |    5.541 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.558 |   2.865 |    6.098 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.569 |   3.434 |    6.668 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.000 |    7.233 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.566 |   4.565 |    7.799 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.567 |   5.133 |    8.366 | 
     | alu/mult_27/S4_3                  | B ^ -> S v  | ADDFX2M    | 0.163 | 0.602 |   5.735 |    8.968 | 
     | alu/mult_27/U13                   | B v -> Y ^  | CLKXOR2X2M | 0.104 | 0.308 |   6.043 |    9.276 | 
     | alu/mult_27/FS_1/U33              | B ^ -> Y v  | NOR2X1M    | 0.072 | 0.076 |   6.119 |    9.353 | 
     | alu/mult_27/FS_1/U31              | A1 v -> Y v | OA21X1M    | 0.142 | 0.404 |   6.523 |    9.756 | 
     | alu/mult_27/FS_1/U15              | A v -> Y v  | XNOR2X1M   | 0.155 | 0.179 |   6.702 |    9.936 | 
     | alu/U90                           | A0 v -> Y ^ | AOI22X1M   | 0.247 | 0.174 |   6.876 |   10.110 | 
     | alu/U89                           | A ^ -> Y v  | NAND2X2M   | 0.148 | 0.085 |   6.961 |   10.195 | 
     | alu/\alu_out_reg[11]              | D v         | SDFFRQX2M  | 0.148 | 0.000 |   6.961 |   10.195 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.234 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -3.191 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -3.146 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -2.944 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.616 |   -2.617 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.616 |   -2.617 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.429 | 
     | alu/\alu_out_reg[11]    | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -2.427 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.197
- Arrival Time                  6.861
= Slack Time                    3.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.335 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    3.377 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    3.423 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    3.625 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    3.773 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    3.892 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    3.961 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.770 |    4.106 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    4.851 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.870 |    5.206 | 
     | alu/mult_27/U107                  | B v -> Y ^  | NOR2X1M    | 0.286 | 0.261 |   2.131 |    5.466 | 
     | alu/mult_27/U5                    | B ^ -> Y ^  | AND2X2M    | 0.084 | 0.176 |   2.307 |    5.642 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.558 |   2.865 |    6.200 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.569 |   3.434 |    6.769 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.000 |    7.335 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.566 |   4.565 |    7.900 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.567 |   5.133 |    8.468 | 
     | alu/mult_27/S4_3                  | B ^ -> S v  | ADDFX2M    | 0.163 | 0.602 |   5.735 |    9.070 | 
     | alu/mult_27/U13                   | B v -> Y v  | CLKXOR2X2M | 0.117 | 0.271 |   6.006 |    9.341 | 
     | alu/mult_27/FS_1/U33              | B v -> Y ^  | NOR2X1M    | 0.215 | 0.172 |   6.178 |    9.513 | 
     | alu/mult_27/FS_1/U18              | AN ^ -> Y ^ | NAND2BX1M  | 0.141 | 0.182 |   6.359 |    9.694 | 
     | alu/mult_27/FS_1/U17              | A ^ -> Y v  | CLKXOR2X2M | 0.119 | 0.248 |   6.607 |    9.942 | 
     | alu/U122                          | A0 v -> Y ^ | AOI22X1M   | 0.263 | 0.175 |   6.783 |   10.118 | 
     | alu/U121                          | A ^ -> Y v  | NAND2X2M   | 0.138 | 0.079 |   6.861 |   10.197 | 
     | alu/\alu_out_reg[10]              | D v         | SDFFRQX2M  | 0.138 | 0.000 |   6.861 |   10.197 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.335 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -3.293 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -3.247 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -3.046 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.616 |   -2.719 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.616 |   -2.719 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.531 | 
     | alu/\alu_out_reg[10]    | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -2.529 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.181
- Arrival Time                  6.608
= Slack Time                    3.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.573 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    3.615 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    3.661 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    3.863 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    4.011 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    4.130 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    4.199 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.771 |    4.344 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.516 |    5.089 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.871 |    5.444 | 
     | alu/mult_27/U109                  | B v -> Y ^  | NOR2X1M    | 0.262 | 0.245 |   2.115 |    5.688 | 
     | alu/mult_27/U2                    | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.171 |   2.286 |    5.859 | 
     | alu/mult_27/S2_2_1                | B ^ -> CO ^ | ADDFX2M    | 0.112 | 0.545 |   2.832 |    6.405 | 
     | alu/mult_27/S2_3_1                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.555 |   3.387 |    6.960 | 
     | alu/mult_27/S2_4_1                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.948 |    7.521 | 
     | alu/mult_27/S2_5_1                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.513 |    8.086 | 
     | alu/mult_27/S2_6_1                | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.570 |   5.082 |    8.655 | 
     | alu/mult_27/S4_1                  | B ^ -> S v  | ADDFX2M    | 0.166 | 0.607 |   5.689 |    9.262 | 
     | alu/mult_27/U24                   | A v -> Y ^  | INVX2M     | 0.077 | 0.084 |   5.773 |    9.346 | 
     | alu/mult_27/U23                   | B ^ -> Y v  | XNOR2X2M   | 0.122 | 0.107 |   5.879 |    9.452 | 
     | alu/mult_27/FS_1/U4               | A v -> Y ^  | INVX2M     | 0.086 | 0.086 |   5.966 |    9.539 | 
     | alu/mult_27/FS_1/U8               | A ^ -> Y v  | INVX2M     | 0.045 | 0.051 |   6.016 |    9.589 | 
     | alu/U134                          | A0 v -> Y ^ | AOI221XLM  | 0.621 | 0.412 |   6.429 |   10.002 | 
     | alu/U133                          | C0 ^ -> Y v | OAI2B11X2M | 0.214 | 0.179 |   6.608 |   10.181 | 
     | alu/\alu_out_reg[8]               | D v         | SDFFRQX1M  | 0.214 | 0.000 |   6.608 |   10.181 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.573 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -3.531 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -3.485 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -3.284 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -2.957 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -2.957 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.769 | 
     | alu/\alu_out_reg[8]     | CK ^          | SDFFRQX1M    | 0.071 | 0.002 |   0.806 |   -2.767 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.805
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.195
- Arrival Time                  6.442
= Slack Time                    3.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.752 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    3.795 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    3.840 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    4.042 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    4.190 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    4.310 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    4.378 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.770 |    4.523 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.515 |    5.268 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.870 |    5.623 | 
     | alu/mult_27/U108                  | B v -> Y ^  | NOR2X1M    | 0.275 | 0.253 |   2.124 |    5.876 | 
     | alu/mult_27/U4                    | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.176 |   2.300 |    6.052 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.552 |   2.852 |    6.604 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.413 |    7.165 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.976 |    7.729 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.567 |   4.543 |    8.296 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.564 |   5.108 |    8.860 | 
     | alu/mult_27/S4_2                  | B ^ -> S v  | ADDFX2M    | 0.161 | 0.599 |   5.707 |    9.459 | 
     | alu/mult_27/U11                   | B v -> Y v  | CLKXOR2X2M | 0.158 | 0.303 |   6.010 |    9.762 | 
     | alu/mult_27/FS_1/U5               | A v -> Y v  | XNOR2X2M   | 0.136 | 0.168 |   6.178 |    9.930 | 
     | alu/U120                          | A0 v -> Y ^ | AOI22X1M   | 0.263 | 0.180 |   6.358 |   10.110 | 
     | alu/U119                          | A ^ -> Y v  | NAND2X2M   | 0.145 | 0.084 |   6.442 |   10.195 | 
     | alu/\alu_out_reg[9]               | D v         | SDFFRQX2M  | 0.145 | 0.000 |   6.442 |   10.195 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.752 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -3.710 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -3.665 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -3.463 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -3.136 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -3.136 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.948 | 
     | alu/\alu_out_reg[9]     | CK ^          | SDFFRQX2M    | 0.071 | 0.001 |   0.806 |   -2.947 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.182
- Arrival Time                  6.406
= Slack Time                    3.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.776 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    3.818 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    3.864 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.290 |    4.066 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    4.214 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    4.333 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    4.402 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.771 |    4.547 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.516 |    5.292 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.871 |    5.647 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M    | 0.278 | 0.253 |   2.124 |    5.900 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.174 |   2.298 |    6.074 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.846 |    6.622 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M    | 0.132 | 0.570 |   3.416 |    7.192 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.565 |   3.981 |    7.757 | 
     | alu/mult_27/S1_5_0                | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.541 |    8.317 | 
     | alu/mult_27/S1_6_0                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   5.103 |    8.879 | 
     | alu/mult_27/S4_0                  | B ^ -> S v  | ADDFX2M    | 0.144 | 0.575 |   5.677 |    9.454 | 
     | alu/mult_27/FS_1/U14              | A v -> Y v  | BUFX2M     | 0.054 | 0.159 |   5.836 |    9.612 | 
     | alu/U131                          | A0 v -> Y ^ | AOI222X1M  | 0.692 | 0.372 |   6.208 |    9.985 | 
     | alu/U129                          | D ^ -> Y v  | NAND4BX1M  | 0.207 | 0.198 |   6.406 |   10.182 | 
     | alu/\alu_out_reg[7]               | D v         | SDFFRQX2M  | 0.207 | 0.000 |   6.406 |   10.182 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.776 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -3.734 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -3.688 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -3.487 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.616 |   -3.160 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.616 |   -3.160 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -2.972 | 
     | alu/\alu_out_reg[7]     | CK ^          | SDFFRQX2M    | 0.071 | 0.001 |   0.806 |   -2.971 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.804
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.184
- Arrival Time                  6.297
= Slack Time                    3.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    3.887 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M  | 0.044 | 0.042 |   0.042 |    3.929 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M  | 0.026 | 0.046 |   0.088 |    3.975 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.193 | 0.202 |   0.289 |    4.177 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M  | 0.054 | 0.148 |   0.437 |    4.325 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M  | 0.066 | 0.120 |   0.557 |    4.444 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M  | 0.071 | 0.069 |   0.626 |    4.513 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M  | 0.220 | 0.145 |   0.770 |    4.658 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.146 | 0.410 |   1.180 |    5.068 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.371 | 0.247 |   1.427 |    5.314 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.135 | 0.149 |   1.576 |    5.463 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.292 | 0.207 |   1.783 |    5.670 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.980 |    5.867 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   2.124 |    6.011 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.112 | 0.119 |   2.243 |    6.130 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.060 | 0.064 |   2.307 |    6.194 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   2.368 |    6.255 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.095 |   2.463 |    6.350 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   2.564 |    6.451 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   2.715 |    6.602 | 
     | alu/div_30/FE_RC_155_0            | B v -> Y ^  | NAND2X2M    | 0.176 | 0.161 |   2.876 |    6.763 | 
     | alu/div_30/FE_RC_154_0            | B0 ^ -> Y v | OAI2B1X8M   | 0.132 | 0.127 |   3.003 |    6.890 | 
     | alu/div_30/FE_RC_153_0            | A v -> Y ^  | NOR2X4M     | 0.138 | 0.120 |   3.123 |    7.010 | 
     | alu/div_30/FE_RC_152_0            | B0 ^ -> Y v | AOI21X4M    | 0.107 | 0.047 |   3.170 |    7.058 | 
     | alu/div_30/FE_RC_151_0            | B v -> Y ^  | MXI2X2M     | 0.233 | 0.154 |   3.324 |    7.212 | 
     | alu/div_30/FE_RC_150_0            | A ^ -> Y v  | NAND2X3M    | 0.091 | 0.090 |   3.414 |    7.302 | 
     | alu/div_30/FE_RC_149_0            | A v -> Y ^  | NAND2X2M    | 0.080 | 0.071 |   3.485 |    7.372 | 
     | alu/div_30/U39                    | B ^ -> Y ^  | MX2X1M      | 0.304 | 0.288 |   3.774 |    7.661 | 
     | alu/div_30/FE_RC_237_0            | A ^ -> Y v  | NAND3X1M    | 0.625 | 0.441 |   4.215 |    8.102 | 
     | alu/div_30/FE_RC_342_0            | A v -> Y ^  | NAND2X8M    | 0.272 | 0.283 |   4.498 |    8.385 | 
     | alu/div_30/FE_RC_365_0            | S0 ^ -> Y v | MX2X2M      | 0.174 | 0.332 |   4.830 |    8.717 | 
     | alu/div_30/FE_RC_369_0            | A v -> Y ^  | CLKNAND2X8M | 0.118 | 0.115 |   4.945 |    8.832 | 
     | alu/div_30/FE_RC_372_0            | A ^ -> Y v  | NAND2X4M    | 0.060 | 0.065 |   5.010 |    8.897 | 
     | alu/div_30/FE_RC_371_0            | A v -> Y ^  | NAND2X4M    | 0.101 | 0.054 |   5.064 |    8.951 | 
     | alu/div_30/FE_RC_454_0            | B ^ -> Y v  | CLKNAND2X2M | 0.218 | 0.167 |   5.231 |    9.118 | 
     | alu/div_30/FE_RC_456_0            | A v -> Y ^  | INVX2M      | 0.131 | 0.135 |   5.366 |    9.253 | 
     | alu/div_30/FE_RC_455_0            | A ^ -> Y v  | NAND2X6M    | 0.170 | 0.125 |   5.491 |    9.378 | 
     | alu/div_30/FE_RC_478_0            | A v -> Y v  | AND2X12M    | 0.101 | 0.213 |   5.704 |    9.591 | 
     | alu/U110                          | B0 v -> Y ^ | AOI222X1M   | 0.551 | 0.411 |   6.114 |   10.002 | 
     | alu/U107                          | B ^ -> Y v  | NAND4X2M    | 0.191 | 0.182 |   6.297 |   10.184 | 
     | alu/\alu_out_reg[3]               | D v         | SDFFRQX2M   | 0.191 | 0.000 |   6.297 |   10.184 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.887 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -3.845 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -3.799 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -3.598 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.616 |   -3.271 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.616 |   -3.271 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -3.083 | 
     | alu/\alu_out_reg[3]     | CK ^          | SDFFRQX2M    | 0.071 | 0.000 |   0.804 |   -3.083 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.188
- Arrival Time                  5.772
= Slack Time                    4.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    4.416 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    4.458 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    4.503 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.290 |    4.705 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    4.853 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    4.973 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    5.041 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.771 |    5.186 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.516 |    5.931 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.871 |    6.286 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M    | 0.278 | 0.253 |   2.124 |    6.539 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.174 |   2.298 |    6.714 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.846 |    7.261 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M    | 0.132 | 0.570 |   3.416 |    7.832 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.565 |   3.981 |    8.396 | 
     | alu/mult_27/S1_5_0                | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.541 |    8.957 | 
     | alu/mult_27/S1_6_0                | B ^ -> S v  | ADDFX2M    | 0.144 | 0.574 |   5.115 |    9.531 | 
     | alu/mult_27/FS_1/U13              | A v -> Y v  | BUFX2M     | 0.054 | 0.158 |   5.273 |    9.689 | 
     | alu/U56                           | A0 v -> Y ^ | AOI222X1M  | 0.611 | 0.326 |   5.600 |   10.015 | 
     | alu/U53                           | B ^ -> Y v  | NAND4X2M   | 0.184 | 0.172 |   5.772 |   10.188 | 
     | alu/\alu_out_reg[6]               | D v         | SDFFRQX2M  | 0.184 | 0.000 |   5.772 |   10.188 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -4.415 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -4.373 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -4.328 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -4.126 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.616 |   -3.799 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.616 |   -3.799 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -3.611 | 
     | alu/\alu_out_reg[6]     | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -3.609 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.188
- Arrival Time                  5.197
= Slack Time                    4.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    4.991 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.033 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    5.079 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.290 |    5.280 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    5.428 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    5.548 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    5.617 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.771 |    5.761 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.609 | 0.745 |   1.516 |    6.506 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.359 | 0.355 |   1.871 |    6.861 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M    | 0.278 | 0.253 |   2.124 |    7.115 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.174 |   2.298 |    7.289 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.846 |    7.837 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M    | 0.132 | 0.570 |   3.416 |    8.407 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.565 |   3.981 |    8.971 | 
     | alu/mult_27/S1_5_0                | B ^ -> S v  | ADDFX2M    | 0.141 | 0.570 |   4.550 |    9.541 | 
     | alu/mult_27/FS_1/U12              | A v -> Y v  | BUFX2M     | 0.051 | 0.155 |   4.705 |    9.696 | 
     | alu/U118                          | A0 v -> Y ^ | AOI222X1M  | 0.601 | 0.320 |   5.025 |   10.016 | 
     | alu/U115                          | B ^ -> Y v  | NAND4X2M   | 0.182 | 0.171 |   5.197 |   10.188 | 
     | alu/\alu_out_reg[5]               | D v         | SDFFRQX2M  | 0.182 | 0.000 |   5.197 |   10.188 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -4.991 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -4.949 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -4.903 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -4.701 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -4.374 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -4.374 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -4.187 | 
     | alu/\alu_out_reg[5]     | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -4.185 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.806
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.189
- Arrival Time                  4.888
= Slack Time                    5.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.301 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.343 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    5.389 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    5.591 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    5.739 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    5.859 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    5.927 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   0.770 |    6.072 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v | SDFFRHQX4M | 0.146 | 0.410 |   1.180 |    6.482 | 
     | alu/div_30/U31                       | A v -> Y ^  | INVX6M     | 0.371 | 0.247 |   1.427 |    6.728 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v  | INVX2M     | 0.135 | 0.149 |   1.576 |    6.877 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^  | NOR2X4M    | 0.292 | 0.207 |   1.783 |    7.084 | 
     | alu/div_30/FE_RC_52_0                | A ^ -> Y ^  | AND4X4M    | 0.087 | 0.197 |   1.980 |    7.281 | 
     | alu/div_30/FE_RC_51_0                | C ^ -> Y v  | NAND3X4M   | 0.170 | 0.144 |   2.124 |    7.425 | 
     | alu/div_30/FE_RC_126_0               | B v -> Y ^  | NAND3BX4M  | 0.122 | 0.120 |   2.244 |    7.545 | 
     | alu/div_30/FE_RC_125_0               | A ^ -> Y v  | NAND2X6M   | 0.170 | 0.136 |   2.380 |    7.681 | 
     | alu/div_30/FE_RC_124_0               | A v -> Y ^  | NOR2X8M    | 0.200 | 0.155 |   2.535 |    7.836 | 
     | alu/div_30/FE_RC_138_0               | A ^ -> Y v  | NAND2X4M   | 0.076 | 0.078 |   2.613 |    7.914 | 
     | alu/div_30/FE_RC_137_0               | A v -> Y ^  | NAND2X4M   | 0.096 | 0.076 |   2.689 |    7.990 | 
     | alu/div_30/FE_RC_136_0               | A ^ -> Y v  | INVX2M     | 0.039 | 0.046 |   2.735 |    8.036 | 
     | alu/div_30/FE_RC_130_0               | B v -> Y ^  | NAND2X2M   | 0.129 | 0.092 |   2.826 |    8.128 | 
     | alu/div_30/FE_RC_182_0               | A ^ -> Y v  | INVX2M     | 0.052 | 0.059 |   2.885 |    8.186 | 
     | alu/div_30/FE_RC_181_0               | A v -> Y ^  | NAND2X3M   | 0.132 | 0.093 |   2.978 |    8.279 | 
     | alu/div_30/FE_RC_199_0               | A ^ -> Y v  | NAND2X3M   | 0.088 | 0.087 |   3.064 |    8.366 | 
     | alu/div_30/FE_RC_198_0               | A v -> Y ^  | NAND2X5M   | 0.123 | 0.089 |   3.153 |    8.455 | 
     | alu/div_30/U46                       | S0 ^ -> Y v | CLKMX2X2M  | 0.203 | 0.306 |   3.459 |    8.760 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_2 | A v -> CO v | ADDFHX1M   | 0.207 | 0.520 |   3.979 |    9.280 | 
     | alu/div_30/FE_RC_234_0               | B v -> Y ^  | NAND3X4M   | 0.198 | 0.179 |   4.158 |    9.460 | 
     | alu/div_30/FE_RC_342_0               | B ^ -> Y v  | NAND2X8M   | 0.196 | 0.139 |   4.297 |    9.599 | 
     | alu/U114                             | B0 v -> Y ^ | AOI222X1M  | 0.542 | 0.422 |   4.720 |   10.021 | 
     | alu/U111                             | B ^ -> Y v  | NAND4X2M   | 0.176 | 0.168 |   4.888 |   10.189 | 
     | alu/\alu_out_reg[4]                  | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.888 |   10.189 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -5.301 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.044 | 0.042 |   0.042 |   -5.259 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.026 | 0.046 |   0.088 |   -5.214 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.193 | 0.201 |   0.289 |   -5.012 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.342 | 0.327 |   0.617 |   -4.685 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.617 |   -4.685 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.188 |   0.804 |   -4.497 | 
     | alu/\alu_out_reg[4]     | CK ^          | SDFFRQX2M    | 0.071 | 0.002 |   0.806 |   -4.495 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.129
= Slack Time                    5.491
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.491 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.333 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.294 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.084 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.782 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.553 | 
     | alu/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.076 | 0.067 |   4.129 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.491 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.489 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.303 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.301 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.126
= Slack Time                    5.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.495 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.337 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.298 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.088 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.786 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.557 | 
     | alu/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.076 | 0.063 |   4.126 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.495 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.493 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.307 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.305 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.125
= Slack Time                    5.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.496 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.339 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.299 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.089 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.787 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.559 | 
     | alu/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.076 | 0.062 |   4.125 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.496 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.495 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.308 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.306 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.112
= Slack Time                    5.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.508 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.351 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.311 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.101 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.800 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.571 | 
     | alu/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.076 | 0.050 |   4.112 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.508 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.507 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.320 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.318 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.111
= Slack Time                    5.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.509 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.352 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.312 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.102 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.801 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.572 | 
     | alu/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.076 | 0.048 |   4.111 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.509 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.508 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.321 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.320 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.111
= Slack Time                    5.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.509 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.352 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.313 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.102 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.801 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.572 | 
     | alu/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.076 | 0.048 |   4.111 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.509 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.508 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.322 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.320 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.107
= Slack Time                    5.514
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.514 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.356 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.317 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.107 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.805 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.576 | 
     | alu/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.076 | 0.044 |   4.107 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.514 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.512 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.326 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.107
= Slack Time                    5.514
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.514 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.356 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.317 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.107 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.805 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.576 | 
     | alu/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.076 | 0.044 |   4.107 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.514 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.513 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.326 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.105
= Slack Time                    5.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.515 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.358 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.319 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.108 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.807 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.578 | 
     | alu/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.075 | 0.043 |   4.105 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.515 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.514 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.328 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  4.102
= Slack Time                    5.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.516 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.359 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.319 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.109 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.808 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.579 | 
     | alu/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.075 | 0.040 |   4.102 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.516 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.515 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.329 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.071 | 0.000 |   0.188 |   -5.329 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.091
= Slack Time                    5.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.529 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.371 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.332 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.122 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.820 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.591 | 
     | alu/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.074 | 0.028 |   4.091 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.529 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.527 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.341 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.071 | 0.001 |   0.189 |   -5.340 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.613
- Arrival Time                  4.084
= Slack Time                    5.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.529 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.372 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.332 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.122 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.820 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.592 | 
     | alu/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.074 | 0.021 |   4.084 |    9.613 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.529 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.528 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.341 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.071 | 0.002 |   0.189 |   -5.340 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.087
= Slack Time                    5.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.532 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.375 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.336 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.126 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.824 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.595 | 
     | alu/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.074 | 0.025 |   4.087 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.533 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.531 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.345 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.071 | 0.001 |   0.189 |   -5.343 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin alu/out_valid_reg/CK 
Endpoint:   alu/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.074
= Slack Time                    5.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.547 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.390 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.351 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.141 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.839 | 
     | FE_OFC4_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.053 | 0.764 |   4.055 |    9.603 | 
     | alu/out_valid_reg              | RN ^        | SDFFRQX2M | 1.056 | 0.019 |   4.074 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.547 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.546 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.360 | 
     | alu/out_valid_reg      | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.358 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  4.087
= Slack Time                    5.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.857 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.169 | 0.843 |   0.843 |    6.700 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.284 | 0.961 |   1.803 |    7.661 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.790 |   2.593 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   3.291 |    9.149 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   4.075 |    9.932 | 
     | alu/\alu_out_reg[2]            | RN ^        | SDFFRHQX1M | 1.063 | 0.013 |   4.087 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.857 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.856 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.670 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.001 |   0.189 |   -5.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  4.087
= Slack Time                    5.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.858 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.169 | 0.843 |   0.843 |    6.701 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.284 | 0.961 |   1.803 |    7.661 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.790 |   2.593 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   3.291 |    9.149 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   4.075 |    9.933 | 
     | alu/\alu_out_reg[1]            | RN ^        | SDFFRHQX1M | 1.063 | 0.012 |   4.087 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.858 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.857 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.670 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.002 |   0.189 |   -5.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  4.087
= Slack Time                    5.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.858 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.169 | 0.843 |   0.843 |    6.701 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.284 | 0.961 |   1.803 |    7.661 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.790 |   2.593 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   3.291 |    9.150 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   4.075 |    9.933 | 
     | alu/\alu_out_reg[0]            | RN ^        | SDFFRHQX1M | 1.063 | 0.012 |   4.087 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.858 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.857 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.670 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.002 |   0.189 |   -5.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[5][5] /CK 
Endpoint:   register_file/\reg_file_reg[5][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.796
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.208
- Arrival Time                  4.291
= Slack Time                    5.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.917 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.959 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.005 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.207 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.355 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.475 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.543 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.667 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.300 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.485 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.709 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.874 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.134 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.489 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.864 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.408 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.458 | 0.441 |   3.932 |    9.849 | 
     | register_file/U88                 | A1N v -> Y v | OAI2BB2X1M | 0.178 | 0.359 |   4.291 |   10.208 | 
     | register_file/\reg_file_reg[5][5] | D v          | SDFFRQX2M  | 0.178 | 0.000 |   4.291 |   10.208 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.917 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.875 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.829 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.628 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.480 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.360 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.292 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.167 | 
     | register_file/\reg_file_reg[5][5] | CK ^        | SDFFRQX2M  | 0.243 | 0.046 |   0.796 |   -5.121 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[8][4] /CK 
Endpoint:   register_file/\reg_file_reg[8][4] /RN   (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.757
- Setup                         0.341
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.216
- Arrival Time                  4.295
= Slack Time                    5.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.921 | 
     | Ref_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.963 | 
     | Ref_clk__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.008 | 
     | scan_clk_ref_clk_mux/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.210 | 
     | scan_clk_ref_clk_mux_out__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.358 | 
     | scan_clk_ref_clk_mux_out__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.478 | 
     | scan_clk_ref_clk_mux_out__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.546 | 
     | scan_clk_ref_clk_mux_out__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.671 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.118 | 0.526 |   1.276 |    7.196 | 
     | scan_rst1_mux/U1                             | A0 ^ -> Y ^ | AO2B2X2M   | 1.090 | 0.723 |   1.999 |    7.919 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   2.696 |    8.617 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.137 | 0.825 |   3.521 |    9.442 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.993 | 0.771 |   4.292 |   10.213 | 
     | register_file/\reg_file_reg[8][4]            | RN ^        | SDFFRQX2M  | 0.993 | 0.003 |   4.295 |   10.216 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.921 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.879 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.833 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.631 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.483 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.364 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.295 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.171 | 
     | register_file/\reg_file_reg[8][4] | CK ^        | SDFFRQX2M  | 0.198 | 0.007 |   0.757 |   -5.164 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin register_file/\reg_file_reg[9][5] /CK 
Endpoint:   register_file/\reg_file_reg[9][5] /RN   (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.218
- Arrival Time                  4.295
= Slack Time                    5.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.922 | 
     | Ref_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.964 | 
     | Ref_clk__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.010 | 
     | scan_clk_ref_clk_mux/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.212 | 
     | scan_clk_ref_clk_mux_out__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.360 | 
     | scan_clk_ref_clk_mux_out__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.479 | 
     | scan_clk_ref_clk_mux_out__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.548 | 
     | scan_clk_ref_clk_mux_out__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.672 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.118 | 0.526 |   1.276 |    7.198 | 
     | scan_rst1_mux/U1                             | A0 ^ -> Y ^ | AO2B2X2M   | 1.090 | 0.723 |   1.999 |    7.921 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   2.696 |    8.619 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.137 | 0.825 |   3.521 |    9.444 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.993 | 0.771 |   4.292 |   10.214 | 
     | register_file/\reg_file_reg[9][5]            | RN ^        | SDFFRQX2M  | 0.993 | 0.003 |   4.295 |   10.218 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.922 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.880 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.834 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.633 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.485 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.365 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.297 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.172 | 
     | register_file/\reg_file_reg[9][5] | CK ^        | SDFFRQX2M  | 0.200 | 0.008 |   0.758 |   -5.164 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[10][4] /CK 
Endpoint:   register_file/\reg_file_reg[10][4] /RN  (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.218
- Arrival Time                  4.296
= Slack Time                    5.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.922 | 
     | Ref_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.964 | 
     | Ref_clk__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.010 | 
     | scan_clk_ref_clk_mux/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.212 | 
     | scan_clk_ref_clk_mux_out__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.360 | 
     | scan_clk_ref_clk_mux_out__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.480 | 
     | scan_clk_ref_clk_mux_out__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.548 | 
     | scan_clk_ref_clk_mux_out__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.672 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.118 | 0.526 |   1.276 |    7.198 | 
     | scan_rst1_mux/U1                             | A0 ^ -> Y ^ | AO2B2X2M   | 1.090 | 0.723 |   1.999 |    7.921 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   2.696 |    8.619 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.137 | 0.825 |   3.521 |    9.444 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.993 | 0.771 |   4.292 |   10.214 | 
     | register_file/\reg_file_reg[10][4]           | RN ^        | SDFFRQX2M  | 0.993 | 0.004 |   4.296 |   10.218 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.922 | 
     | Ref_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.880 | 
     | Ref_clk__L2_I0                     | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.834 | 
     | scan_clk_ref_clk_mux/U1            | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.633 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.485 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.365 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.297 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.172 | 
     | register_file/\reg_file_reg[10][4] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   0.759 |   -5.163 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[9][4] /CK 
Endpoint:   register_file/\reg_file_reg[9][4] /RN   (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.218
- Arrival Time                  4.296
= Slack Time                    5.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.922 | 
     | Ref_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.965 | 
     | Ref_clk__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.010 | 
     | scan_clk_ref_clk_mux/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.212 | 
     | scan_clk_ref_clk_mux_out__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    6.360 | 
     | scan_clk_ref_clk_mux_out__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.480 | 
     | scan_clk_ref_clk_mux_out__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.548 | 
     | scan_clk_ref_clk_mux_out__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.673 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.118 | 0.526 |   1.276 |    7.198 | 
     | scan_rst1_mux/U1                             | A0 ^ -> Y ^ | AO2B2X2M   | 1.090 | 0.723 |   1.999 |    7.921 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   2.697 |    8.619 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.137 | 0.825 |   3.521 |    9.444 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.993 | 0.771 |   4.292 |   10.215 | 
     | register_file/\reg_file_reg[9][4]            | RN ^        | SDFFRQX2M  | 0.993 | 0.004 |   4.296 |   10.218 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.922 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.880 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.835 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.633 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.485 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.365 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.297 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.172 | 
     | register_file/\reg_file_reg[9][4] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   0.759 |   -5.163 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[10][3] /CK 
Endpoint:   register_file/\reg_file_reg[10][3] /RN  (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.219
- Arrival Time                  4.296
= Slack Time                    5.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.923 | 
     | Ref_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.965 | 
     | Ref_clk__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.011 | 
     | scan_clk_ref_clk_mux/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.212 | 
     | scan_clk_ref_clk_mux_out__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    6.360 | 
     | scan_clk_ref_clk_mux_out__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.480 | 
     | scan_clk_ref_clk_mux_out__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.549 | 
     | scan_clk_ref_clk_mux_out__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.673 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.118 | 0.526 |   1.276 |    7.199 | 
     | scan_rst1_mux/U1                             | A0 ^ -> Y ^ | AO2B2X2M   | 1.090 | 0.723 |   1.999 |    7.922 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   2.697 |    8.619 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.137 | 0.825 |   3.521 |    9.444 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.993 | 0.771 |   4.292 |   10.215 | 
     | register_file/\reg_file_reg[10][3]           | RN ^        | SDFFRQX2M  | 0.993 | 0.004 |   4.296 |   10.219 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.923 | 
     | Ref_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.881 | 
     | Ref_clk__L2_I0                     | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.835 | 
     | scan_clk_ref_clk_mux/U1            | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.634 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.486 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.366 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.297 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.173 | 
     | register_file/\reg_file_reg[10][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   0.759 |   -5.164 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /RN   (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.219
- Arrival Time                  4.296
= Slack Time                    5.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.923 | 
     | Ref_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.965 | 
     | Ref_clk__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.011 | 
     | scan_clk_ref_clk_mux/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.212 | 
     | scan_clk_ref_clk_mux_out__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    6.360 | 
     | scan_clk_ref_clk_mux_out__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.480 | 
     | scan_clk_ref_clk_mux_out__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.549 | 
     | scan_clk_ref_clk_mux_out__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.673 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.118 | 0.526 |   1.276 |    7.199 | 
     | scan_rst1_mux/U1                             | A0 ^ -> Y ^ | AO2B2X2M   | 1.090 | 0.723 |   1.999 |    7.922 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   2.697 |    8.619 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.137 | 0.825 |   3.521 |    9.444 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.993 | 0.771 |   4.292 |   10.215 | 
     | register_file/\reg_file_reg[9][3]            | RN ^        | SDFFRQX2M  | 0.993 | 0.004 |   4.296 |   10.219 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.923 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.881 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.835 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.634 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.486 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.366 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.297 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.173 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   0.759 |   -5.164 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[5][1] /CK 
Endpoint:   register_file/\reg_file_reg[5][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.792
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.208
- Arrival Time                  4.281
= Slack Time                    5.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.927 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.969 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.015 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.217 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.365 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.484 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.553 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.677 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.310 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.495 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.719 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.884 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.144 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.499 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.874 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.418 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.458 | 0.441 |   3.932 |    9.859 | 
     | register_file/U84                 | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.349 |   4.280 |   10.208 | 
     | register_file/\reg_file_reg[5][1] | D v          | SDFFRQX2M  | 0.157 | 0.000 |   4.281 |   10.208 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.927 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.885 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.839 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.638 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.490 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.370 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.302 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.177 | 
     | register_file/\reg_file_reg[5][1] | CK ^        | SDFFRQX2M  | 0.243 | 0.042 |   0.792 |   -5.136 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[5][6] /CK 
Endpoint:   register_file/\reg_file_reg[5][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.796
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.211
- Arrival Time                  4.284
= Slack Time                    5.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.927 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.970 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.015 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.217 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.365 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.485 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.553 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.678 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.311 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.495 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.719 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.884 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.144 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.499 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.874 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.419 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.458 | 0.441 |   3.932 |    9.859 | 
     | register_file/U89                 | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.352 |   4.284 |   10.211 | 
     | register_file/\reg_file_reg[5][6] | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.284 |   10.211 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.927 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.885 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.840 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.638 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.490 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.370 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.302 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.178 | 
     | register_file/\reg_file_reg[5][6] | CK ^        | SDFFRQX2M  | 0.243 | 0.046 |   0.796 |   -5.132 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[3][5] /CK 
Endpoint:   register_file/\reg_file_reg[3][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.792
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.188
- Arrival Time                  4.260
= Slack Time                    5.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.929 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.971 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.016 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.290 |    6.218 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    6.366 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.486 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.554 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.679 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.312 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.568 |    7.496 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.720 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.886 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.145 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.500 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.875 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.420 | 
     | register_file/U40                 | A ^ -> Y v   | NAND2X2M   | 0.433 | 0.423 |   3.914 |    9.843 | 
     | register_file/U128                | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.346 |   4.260 |   10.188 | 
     | register_file/\reg_file_reg[3][5] | D v          | SDFFSQX2M  | 0.171 | 0.000 |   4.260 |   10.188 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.929 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.886 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.841 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.639 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.491 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.372 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.303 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.179 | 
     | register_file/\reg_file_reg[3][5] | CK ^        | SDFFSQX2M  | 0.243 | 0.043 |   0.792 |   -5.136 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[5][2] /CK 
Endpoint:   register_file/\reg_file_reg[5][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.794
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.212
- Arrival Time                  4.273
= Slack Time                    5.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.939 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.982 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.027 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.229 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.377 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.497 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.565 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.690 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.323 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.507 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.731 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.896 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.156 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.511 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.886 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.431 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.458 | 0.441 |   3.932 |    9.871 | 
     | register_file/U85                 | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.341 |   4.273 |   10.212 | 
     | register_file/\reg_file_reg[5][2] | D v          | SDFFRQX2M  | 0.148 | 0.000 |   4.273 |   10.212 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.939 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.897 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.852 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.650 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.502 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.382 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.314 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.190 | 
     | register_file/\reg_file_reg[5][2] | CK ^        | SDFFRQX2M  | 0.243 | 0.044 |   0.794 |   -5.145 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[0][4] /CK 
Endpoint:   register_file/\reg_file_reg[0][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.232
- Arrival Time                  4.292
= Slack Time                    5.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.940 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.982 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.028 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.229 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.377 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.497 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.566 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.690 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.323 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.507 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.731 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.897 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.157 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.512 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.887 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.717 | 0.529 |   3.475 |    9.415 | 
     | register_file/U46                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.425 |   3.900 |    9.840 | 
     | register_file/U124                | A1N v -> Y v | OAI2BB2X1M | 0.230 | 0.391 |   4.292 |   10.232 | 
     | register_file/\reg_file_reg[0][4] | D v          | SDFFRHQX2M | 0.230 | 0.000 |   4.292 |   10.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.940 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.898 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.852 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.651 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.503 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.383 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.314 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.190 | 
     | register_file/\reg_file_reg[0][4] | CK ^        | SDFFRHQX2M | 0.200 | 0.009 |   0.758 |   -5.182 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[0][3] /CK 
Endpoint:   register_file/\reg_file_reg[0][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.326
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.233
- Arrival Time                  4.293
= Slack Time                    5.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.940 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.982 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.028 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.230 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.378 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.498 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.566 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.690 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.323 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.508 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.732 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.897 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.157 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.512 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.887 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.717 | 0.529 |   3.475 |    9.415 | 
     | register_file/U46                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.425 |   3.900 |    9.840 | 
     | register_file/U123                | A1N v -> Y v | OAI2BB2X1M | 0.228 | 0.392 |   4.292 |   10.233 | 
     | register_file/\reg_file_reg[0][3] | D v          | SDFFRHQX2M | 0.228 | 0.000 |   4.293 |   10.233 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.940 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.898 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.852 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.651 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.503 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.383 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.315 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.190 | 
     | register_file/\reg_file_reg[0][3] | CK ^        | SDFFRHQX2M | 0.200 | 0.009 |   0.759 |   -5.181 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[5][7] /CK 
Endpoint:   register_file/\reg_file_reg[5][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.789
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.209
- Arrival Time                  4.267
= Slack Time                    5.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.942 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.984 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.030 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.232 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    6.380 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.499 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.568 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.692 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.325 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.568 |    7.510 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.733 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.899 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.159 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.514 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.889 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.433 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.458 | 0.441 |   3.932 |    9.874 | 
     | register_file/U90                 | A1N v -> Y v | OAI2BB2X1M | 0.135 | 0.336 |   4.267 |   10.209 | 
     | register_file/\reg_file_reg[5][7] | D v          | SDFFRQX2M  | 0.135 | 0.000 |   4.267 |   10.209 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.942 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.900 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.854 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.653 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.505 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.385 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.316 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.192 | 
     | register_file/\reg_file_reg[5][7] | CK ^        | SDFFRQX2M  | 0.242 | 0.039 |   0.789 |   -5.153 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.155
- Arrival Time                  4.212
= Slack Time                    5.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.943 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.985 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.030 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.232 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.438 |    6.380 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.500 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.568 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.693 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.326 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.568 |    7.510 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.734 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.900 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.159 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.514 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.889 | 
     | register_file/U4                  | A ^ -> Y ^   | AND3XLM    | 0.490 | 0.509 |   3.456 |    9.398 | 
     | register_file/U51                 | B ^ -> Y v   | NAND2X2M   | 0.441 | 0.368 |   3.824 |    9.767 | 
     | register_file/U153                | A1N v -> Y v | OAI2BB2X1M | 0.222 | 0.388 |   4.212 |   10.154 | 
     | register_file/\reg_file_reg[9][3] | D v          | SDFFRQX2M  | 0.222 | 0.000 |   4.212 |   10.155 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.943 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.900 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.855 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.653 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.505 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.385 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.317 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.193 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   0.759 |   -5.183 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[5][3] /CK 
Endpoint:   register_file/\reg_file_reg[5][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.795
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.213
- Arrival Time                  4.268
= Slack Time                    5.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.944 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.987 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.032 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.234 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.382 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.502 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.570 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.695 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.328 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.512 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.736 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.901 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.161 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.516 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.891 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.436 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.458 | 0.441 |   3.932 |    9.876 | 
     | register_file/U86                 | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.336 |   4.268 |   10.213 | 
     | register_file/\reg_file_reg[5][3] | D v          | SDFFRQX2M  | 0.147 | 0.000 |   4.268 |   10.213 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.944 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.902 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.857 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.655 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.507 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.387 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.319 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.195 | 
     | register_file/\reg_file_reg[5][3] | CK ^        | SDFFRQX2M  | 0.243 | 0.045 |   0.795 |   -5.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[3][0] /CK 
Endpoint:   register_file/\reg_file_reg[3][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.835
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.244
- Arrival Time                  4.299
= Slack Time                    5.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.945 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.044 | 0.042 |   0.042 |    5.987 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.026 | 0.046 |   0.088 |    6.033 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.193 | 0.202 |   0.289 |    6.234 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.054 | 0.148 |   0.437 |    6.382 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.066 | 0.120 |   0.557 |    6.502 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.069 |   0.626 |    6.571 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.182 | 0.124 |   0.750 |    6.695 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.309 | 0.633 |   1.383 |    7.328 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.180 | 0.184 |   1.567 |    7.512 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.302 | 0.224 |   1.791 |    7.736 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.957 |    7.902 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.139 | 0.260 |   2.217 |    8.162 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.450 | 0.355 |   2.572 |    8.516 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.443 | 0.375 |   2.947 |    8.891 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.744 | 0.545 |   3.491 |    9.436 | 
     | register_file/U40                 | A ^ -> Y v   | NAND2X2M   | 0.433 | 0.423 |   3.914 |    9.859 | 
     | register_file/U99                 | A1N v -> Y v | OAI2BB2X1M | 0.207 | 0.384 |   4.298 |   10.243 | 
     | register_file/\reg_file_reg[3][0] | D v          | SDFFRQX2M  | 0.207 | 0.000 |   4.299 |   10.244 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.945 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -5.903 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -5.857 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -5.655 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -5.507 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -5.388 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -5.319 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -5.195 | 
     | register_file/\reg_file_reg[3][0] | CK ^        | SDFFRQX2M  | 0.261 | 0.085 |   0.835 |   -5.110 | 
     +---------------------------------------------------------------------------------------------------+ 

