$date
  Wed Jun 17 04:10:29 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fa_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # ci $end
$var reg 1 $ s $end
$var reg 1 % co $end
$scope module fa $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( ci $end
$var reg 1 ) s $end
$var reg 1 * co $end
$var reg 1 + s0 $end
$var reg 1 , s1 $end
$var reg 1 - c0 $end
$var reg 1 . c1 $end
$scope module ha0 $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 s $end
$var reg 1 2 c $end
$upscope $end
$scope module ha1 $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$var reg 1 5 s $end
$var reg 1 6 c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
#10000000
1"
1$
1'
1)
1+
1,
10
11
13
15
#20000000
1!
0"
1&
0'
1/
00
#30000000
1"
0$
1%
1'
0)
1*
0+
0,
1-
10
01
12
03
05
#40000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
1,
0-
0/
00
02
14
15
#50000000
1"
0$
1%
1'
0)
1*
1+
0,
1.
10
11
13
05
16
#60000000
1!
0"
1&
0'
1/
00
#70000000
1"
1$
1'
1)
0+
1,
1-
0.
10
01
12
03
15
06
#80000000
