// Seed: 3724548072
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2
    , id_9,
    output wand id_3,
    output supply0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wor id_7
);
  assign id_7 = 1 ? id_2 < -1 : -1;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri _id_6
    , id_15,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10,
    inout wand id_11,
    input wire id_12,
    output wor id_13
);
  logic [{  1  ,  -1  +  id_6  } : 1 'b0] id_16;
  wire id_17;
  logic id_18;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_4,
      id_3,
      id_4,
      id_0,
      id_11
  );
endmodule
