

================================================================
== Vitis HLS Report for 'node23'
================================================================
* Date:           Wed Oct  2 15:04:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.602 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16416|    16416|  54.665 us|  54.665 us|  16416|  16416|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop124_loop125_loop126  |    16414|    16414|        32|          1|          1|  16384|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      785|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      612|    -|
|Register             |        -|     -|    11890|     2240|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|   320|    41394|    21301|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U97   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U98   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U99   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U100  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U101  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U102  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U103  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U104  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U105  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U106  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U107  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U108  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U109  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U110  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U111  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U112  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U113  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U114  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U115  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U116  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U117  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U118  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U119  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U120  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U123  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U125  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U126  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U127  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U128  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U129  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U130  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U131  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U132  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U133  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U134  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U135  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U136  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U137  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U138  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U139  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U140  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U141  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U142  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U143  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U144  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U145  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U146  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U147  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U148  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U149  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U150  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U151  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U152  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U153  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U154  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U155  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U156  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U157  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U158  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U159  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U160  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U161   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U163   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U164   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U165   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U166   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U167   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U168   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U169   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U170   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U171   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U189   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U190   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U191   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U192   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U199   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U200   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U201   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U202   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U203   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U204   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U205   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U206   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U207   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U208   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U209   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U210   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U211   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U212   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U213   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U214   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U215   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U216   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U217   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U218   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U219   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U220   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U221   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U222   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U223   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U224   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 320|29504|17664|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v294_U     |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_1_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_2_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_3_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_4_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_5_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_6_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_7_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_8_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_9_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_10_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_11_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_12_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_13_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_14_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v294_15_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v296_U     |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_1_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_2_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_3_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_4_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_5_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_6_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v296_7_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       32|  0|   0|    0| 16384|  768|    24|       524288|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln854_1_fu_1705_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln854_fu_1750_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln855_1_fu_1717_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln855_fu_1787_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln856_fu_1840_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln864_fu_1892_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln875_fu_1879_p2                |         +|   0|  0|  16|           9|           9|
    |and_ln854_fu_1774_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_3405                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_3425                   |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_1828_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp68_fu_1867_p2                    |      icmp|   0|  0|  13|           6|           1|
    |cmp99_3_fu_1822_p2                  |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln854_fu_1699_p2               |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln855_fu_1711_p2               |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln856_fu_1768_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln867_fu_1834_p2               |      icmp|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage0_iter30  |        or|   0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage0_iter31  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |        or|   0|  0|   2|           1|           1|
    |or_ln855_fu_1793_p2                 |        or|   0|  0|   2|           1|           1|
    |add88_1113266_fu_2450_p3            |    select|   0|  0|  32|           1|          32|
    |add88_2150269_fu_2455_p3            |    select|   0|  0|  32|           1|          32|
    |add88_3187272_fu_2460_p3            |    select|   0|  0|  32|           1|          32|
    |add88_4275_fu_2465_p3               |    select|   0|  0|  32|           1|          32|
    |add88_5278_fu_2470_p3               |    select|   0|  0|  32|           1|          32|
    |add88_6281_fu_2475_p3               |    select|   0|  0|  32|           1|          32|
    |add88_7284_fu_2480_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln854_1_fu_1780_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln854_fu_1756_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln855_1_fu_1810_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln855_2_fu_1723_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln855_fu_1798_p3             |    select|   0|  0|   6|           1|           1|
    |v307_11_fu_2429_p3                  |    select|   0|  0|  32|           1|           1|
    |v307_13_fu_2436_p3                  |    select|   0|  0|  32|           1|           1|
    |v307_15_fu_2443_p3                  |    select|   0|  0|  32|           1|           1|
    |v307_1_fu_2394_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_3_fu_2401_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_5_fu_2408_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_7_fu_2415_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_9_fu_2422_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_fu_2261_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln854_fu_1763_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 785|         149|         323|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v297_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v298_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v299_load              |   9|          2|    6|         12|
    |indvar_flatten44_fu_192                 |   9|          2|   15|         30|
    |indvar_flatten_fu_184                   |   9|          2|   11|         22|
    |v297_fu_188                             |   9|          2|    6|         12|
    |v298_fu_180                             |   9|          2|    5|         10|
    |v299_fu_176                             |   9|          2|    6|         12|
    |v361_0_0_blk_n                          |   9|          2|    1|          2|
    |v361_0_1_blk_n                          |   9|          2|    1|          2|
    |v361_0_2_blk_n                          |   9|          2|    1|          2|
    |v361_0_3_blk_n                          |   9|          2|    1|          2|
    |v361_0_4_blk_n                          |   9|          2|    1|          2|
    |v361_0_5_blk_n                          |   9|          2|    1|          2|
    |v361_0_6_blk_n                          |   9|          2|    1|          2|
    |v361_0_7_blk_n                          |   9|          2|    1|          2|
    |v361_1_0_blk_n                          |   9|          2|    1|          2|
    |v361_1_1_blk_n                          |   9|          2|    1|          2|
    |v361_1_2_blk_n                          |   9|          2|    1|          2|
    |v361_1_3_blk_n                          |   9|          2|    1|          2|
    |v361_1_4_blk_n                          |   9|          2|    1|          2|
    |v361_1_5_blk_n                          |   9|          2|    1|          2|
    |v361_1_6_blk_n                          |   9|          2|    1|          2|
    |v361_1_7_blk_n                          |   9|          2|    1|          2|
    |v362_0_0_blk_n                          |   9|          2|    1|          2|
    |v362_0_1_blk_n                          |   9|          2|    1|          2|
    |v362_0_2_blk_n                          |   9|          2|    1|          2|
    |v362_0_3_blk_n                          |   9|          2|    1|          2|
    |v362_0_4_blk_n                          |   9|          2|    1|          2|
    |v362_0_5_blk_n                          |   9|          2|    1|          2|
    |v362_0_6_blk_n                          |   9|          2|    1|          2|
    |v362_0_7_blk_n                          |   9|          2|    1|          2|
    |v362_1_0_blk_n                          |   9|          2|    1|          2|
    |v362_1_1_blk_n                          |   9|          2|    1|          2|
    |v362_1_2_blk_n                          |   9|          2|    1|          2|
    |v362_1_3_blk_n                          |   9|          2|    1|          2|
    |v362_1_4_blk_n                          |   9|          2|    1|          2|
    |v362_1_5_blk_n                          |   9|          2|    1|          2|
    |v362_1_6_blk_n                          |   9|          2|    1|          2|
    |v362_1_7_blk_n                          |   9|          2|    1|          2|
    |v362_2_0_blk_n                          |   9|          2|    1|          2|
    |v362_2_1_blk_n                          |   9|          2|    1|          2|
    |v362_2_2_blk_n                          |   9|          2|    1|          2|
    |v362_2_3_blk_n                          |   9|          2|    1|          2|
    |v362_2_4_blk_n                          |   9|          2|    1|          2|
    |v362_2_5_blk_n                          |   9|          2|    1|          2|
    |v362_2_6_blk_n                          |   9|          2|    1|          2|
    |v362_2_7_blk_n                          |   9|          2|    1|          2|
    |v362_3_0_blk_n                          |   9|          2|    1|          2|
    |v362_3_1_blk_n                          |   9|          2|    1|          2|
    |v362_3_2_blk_n                          |   9|          2|    1|          2|
    |v362_3_3_blk_n                          |   9|          2|    1|          2|
    |v362_3_4_blk_n                          |   9|          2|    1|          2|
    |v362_3_5_blk_n                          |   9|          2|    1|          2|
    |v362_3_6_blk_n                          |   9|          2|    1|          2|
    |v362_3_7_blk_n                          |   9|          2|    1|          2|
    |v363_0_0_blk_n                          |   9|          2|    1|          2|
    |v363_0_1_blk_n                          |   9|          2|    1|          2|
    |v363_0_2_blk_n                          |   9|          2|    1|          2|
    |v363_0_3_blk_n                          |   9|          2|    1|          2|
    |v363_1_0_blk_n                          |   9|          2|    1|          2|
    |v363_1_1_blk_n                          |   9|          2|    1|          2|
    |v363_1_2_blk_n                          |   9|          2|    1|          2|
    |v363_1_3_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 612|        136|  144|        288|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add88_1113266_reg_3765             |   32|   0|   32|          0|
    |add88_2150269_reg_3770             |   32|   0|   32|          0|
    |add88_3187272_reg_3775             |   32|   0|   32|          0|
    |add88_4275_reg_3780                |   32|   0|   32|          0|
    |add88_5278_reg_3785                |   32|   0|   32|          0|
    |add88_6281_reg_3790                |   32|   0|   32|          0|
    |add88_7284_reg_3795                |   32|   0|   32|          0|
    |add_ln875_reg_2837                 |    9|   0|    9|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |    1|   0|    1|          0|
    |cmp21_reg_2809                     |    1|   0|    1|          0|
    |cmp68_reg_2817                     |    1|   0|    1|          0|
    |cmp99_3_reg_2805                   |    1|   0|    1|          0|
    |icmp_ln855_reg_2780                |    1|   0|    1|          0|
    |icmp_ln867_reg_2813                |    1|   0|    1|          0|
    |indvar_flatten44_fu_192            |   15|   0|   15|          0|
    |indvar_flatten_fu_184              |   11|   0|   11|          0|
    |mux_case_010917_fu_228             |   32|   0|   32|          0|
    |mux_case_018833_fu_260             |   32|   0|   32|          0|
    |mux_case_028849_fu_292             |   32|   0|   32|          0|
    |mux_case_0581_fu_196               |   32|   0|   32|          0|
    |mux_case_112319_fu_232             |   32|   0|   32|          0|
    |mux_case_120235_fu_264             |   32|   0|   32|          0|
    |mux_case_135551_fu_296             |   32|   0|   32|          0|
    |mux_case_1703_fu_200               |   32|   0|   32|          0|
    |mux_case_212521_fu_236             |   32|   0|   32|          0|
    |mux_case_220437_fu_268             |   32|   0|   32|          0|
    |mux_case_236953_fu_300             |   32|   0|   32|          0|
    |mux_case_25_fu_204                 |   32|   0|   32|          0|
    |mux_case_312723_fu_240             |   32|   0|   32|          0|
    |mux_case_320639_fu_272             |   32|   0|   32|          0|
    |mux_case_338355_fu_304             |   32|   0|   32|          0|
    |mux_case_37_fu_208                 |   32|   0|   32|          0|
    |mux_case_412925_fu_244             |   32|   0|   32|          0|
    |mux_case_420841_fu_276             |   32|   0|   32|          0|
    |mux_case_439857_fu_308             |   32|   0|   32|          0|
    |mux_case_49_fu_212                 |   32|   0|   32|          0|
    |mux_case_511_fu_216                |   32|   0|   32|          0|
    |mux_case_513127_fu_248             |   32|   0|   32|          0|
    |mux_case_521043_fu_280             |   32|   0|   32|          0|
    |mux_case_541259_fu_312             |   32|   0|   32|          0|
    |mux_case_613329_fu_252             |   32|   0|   32|          0|
    |mux_case_613_fu_220                |   32|   0|   32|          0|
    |mux_case_621245_fu_284             |   32|   0|   32|          0|
    |mux_case_642661_fu_316             |   32|   0|   32|          0|
    |mux_case_713531_fu_256             |   32|   0|   32|          0|
    |mux_case_715_fu_224                |   32|   0|   32|          0|
    |mux_case_721447_fu_288             |   32|   0|   32|          0|
    |mux_case_744063_fu_320             |   32|   0|   32|          0|
    |select_ln854_1_reg_2788            |    6|   0|    6|          0|
    |select_ln855_1_reg_2800            |    5|   0|    5|          0|
    |tmp10_reg_3930                     |   32|   0|   32|          0|
    |tmp11_reg_3835                     |   32|   0|   32|          0|
    |tmp12_reg_3840                     |   32|   0|   32|          0|
    |tmp13_reg_3845                     |   32|   0|   32|          0|
    |tmp14_reg_3710                     |   32|   0|   32|          0|
    |tmp15_reg_3935                     |   32|   0|   32|          0|
    |tmp16_reg_3850                     |   32|   0|   32|          0|
    |tmp17_reg_3855                     |   32|   0|   32|          0|
    |tmp18_reg_3860                     |   32|   0|   32|          0|
    |tmp19_reg_3720                     |   32|   0|   32|          0|
    |tmp20_reg_3940                     |   32|   0|   32|          0|
    |tmp21_reg_3865                     |   32|   0|   32|          0|
    |tmp22_reg_3870                     |   32|   0|   32|          0|
    |tmp23_reg_3875                     |   32|   0|   32|          0|
    |tmp24_reg_3730                     |   32|   0|   32|          0|
    |tmp25_reg_3945                     |   32|   0|   32|          0|
    |tmp26_reg_3880                     |   32|   0|   32|          0|
    |tmp27_reg_3885                     |   32|   0|   32|          0|
    |tmp28_reg_3890                     |   32|   0|   32|          0|
    |tmp29_reg_3740                     |   32|   0|   32|          0|
    |tmp2_reg_3800                      |   32|   0|   32|          0|
    |tmp30_reg_3950                     |   32|   0|   32|          0|
    |tmp31_reg_3895                     |   32|   0|   32|          0|
    |tmp32_reg_3900                     |   32|   0|   32|          0|
    |tmp33_reg_3905                     |   32|   0|   32|          0|
    |tmp34_reg_3750                     |   32|   0|   32|          0|
    |tmp35_reg_3955                     |   32|   0|   32|          0|
    |tmp36_reg_3910                     |   32|   0|   32|          0|
    |tmp37_reg_3915                     |   32|   0|   32|          0|
    |tmp38_reg_3920                     |   32|   0|   32|          0|
    |tmp39_reg_3760                     |   32|   0|   32|          0|
    |tmp3_reg_3805                      |   32|   0|   32|          0|
    |tmp40_reg_3810                     |   32|   0|   32|          0|
    |tmp41_reg_3815                     |   32|   0|   32|          0|
    |tmp42_reg_3690                     |   32|   0|   32|          0|
    |tmp4_reg_3685                      |   32|   0|   32|          0|
    |tmp5_reg_3925                      |   32|   0|   32|          0|
    |tmp6_reg_3820                      |   32|   0|   32|          0|
    |tmp7_reg_3825                      |   32|   0|   32|          0|
    |tmp8_reg_3830                      |   32|   0|   32|          0|
    |tmp9_reg_3700                      |   32|   0|   32|          0|
    |trunc_ln855_reg_2794               |    5|   0|    5|          0|
    |v294_10_addr_reg_3409              |    9|   0|    9|          0|
    |v294_11_addr_reg_3415              |    9|   0|    9|          0|
    |v294_12_addr_reg_3421              |    9|   0|    9|          0|
    |v294_13_addr_reg_3427              |    9|   0|    9|          0|
    |v294_14_addr_reg_3433              |    9|   0|    9|          0|
    |v294_15_addr_reg_3439              |    9|   0|    9|          0|
    |v294_1_addr_reg_3086               |    9|   0|    9|          0|
    |v294_2_addr_reg_3092               |    9|   0|    9|          0|
    |v294_3_addr_reg_3098               |    9|   0|    9|          0|
    |v294_4_addr_reg_3104               |    9|   0|    9|          0|
    |v294_5_addr_reg_3110               |    9|   0|    9|          0|
    |v294_6_addr_reg_3116               |    9|   0|    9|          0|
    |v294_7_addr_reg_3122               |    9|   0|    9|          0|
    |v294_8_addr_reg_3397               |    9|   0|    9|          0|
    |v294_9_addr_reg_3403               |    9|   0|    9|          0|
    |v294_addr_reg_3080                 |    9|   0|    9|          0|
    |v296_1_addr_reg_2847               |   10|   0|   10|          0|
    |v296_2_addr_reg_2852               |   10|   0|   10|          0|
    |v296_3_addr_reg_2857               |   10|   0|   10|          0|
    |v296_4_addr_reg_2862               |   10|   0|   10|          0|
    |v296_5_addr_reg_2867               |   10|   0|   10|          0|
    |v296_6_addr_reg_2872               |   10|   0|   10|          0|
    |v296_7_addr_reg_2877               |   10|   0|   10|          0|
    |v296_addr_reg_2842                 |   10|   0|   10|          0|
    |v297_fu_188                        |    6|   0|    6|          0|
    |v298_fu_180                        |    5|   0|    5|          0|
    |v299_fu_176                        |    6|   0|    6|          0|
    |v304_1_reg_3295                    |   32|   0|   32|          0|
    |v304_2_reg_3307                    |   32|   0|   32|          0|
    |v304_3_reg_3319                    |   32|   0|   32|          0|
    |v304_4_reg_3331                    |   32|   0|   32|          0|
    |v304_5_reg_2894                    |   32|   0|   32|          0|
    |v304_6_reg_2906                    |   32|   0|   32|          0|
    |v304_7_reg_2918                    |   32|   0|   32|          0|
    |v304_reg_2882                      |   32|   0|   32|          0|
    |v306_16_reg_2972                   |   32|   0|   32|          0|
    |v306_1_reg_2930                    |   32|   0|   32|          0|
    |v306_23_reg_3014                   |   32|   0|   32|          0|
    |v306_25_reg_3026                   |   32|   0|   32|          0|
    |v306_26_reg_3032                   |   32|   0|   32|          0|
    |v306_27_reg_3038                   |   32|   0|   32|          0|
    |v306_28_reg_3044                   |   32|   0|   32|          0|
    |v306_29_reg_3050                   |   32|   0|   32|          0|
    |v306_2_reg_2936                    |   32|   0|   32|          0|
    |v306_30_reg_3056                   |   32|   0|   32|          0|
    |v306_31_reg_3062                   |   32|   0|   32|          0|
    |v306_32_reg_2978                   |   32|   0|   32|          0|
    |v306_33_reg_2984                   |   32|   0|   32|          0|
    |v306_34_reg_2990                   |   32|   0|   32|          0|
    |v306_35_reg_2996                   |   32|   0|   32|          0|
    |v306_36_reg_3002                   |   32|   0|   32|          0|
    |v306_37_reg_3008                   |   32|   0|   32|          0|
    |v306_3_reg_2942                    |   32|   0|   32|          0|
    |v306_4_reg_2948                    |   32|   0|   32|          0|
    |v306_5_reg_2954                    |   32|   0|   32|          0|
    |v306_6_reg_2960                    |   32|   0|   32|          0|
    |v306_7_reg_2966                    |   32|   0|   32|          0|
    |v307_10_reg_3183                   |   32|   0|   32|          0|
    |v307_11_reg_3525                   |   32|   0|   32|          0|
    |v307_12_reg_3194                   |   32|   0|   32|          0|
    |v307_13_reg_3540                   |   32|   0|   32|          0|
    |v307_14_reg_3205                   |   32|   0|   32|          0|
    |v307_15_reg_3555                   |   32|   0|   32|          0|
    |v307_16_reg_3460                   |   32|   0|   32|          0|
    |v307_17_reg_3475                   |   32|   0|   32|          0|
    |v307_18_reg_3490                   |   32|   0|   32|          0|
    |v307_19_reg_3505                   |   32|   0|   32|          0|
    |v307_1_reg_3450                    |   32|   0|   32|          0|
    |v307_20_reg_3520                   |   32|   0|   32|          0|
    |v307_21_reg_3535                   |   32|   0|   32|          0|
    |v307_22_reg_3550                   |   32|   0|   32|          0|
    |v307_2_reg_3139                    |   32|   0|   32|          0|
    |v307_3_reg_3465                    |   32|   0|   32|          0|
    |v307_4_reg_3150                    |   32|   0|   32|          0|
    |v307_5_reg_3480                    |   32|   0|   32|          0|
    |v307_6_reg_3161                    |   32|   0|   32|          0|
    |v307_7_reg_3495                    |   32|   0|   32|          0|
    |v307_8_reg_3172                    |   32|   0|   32|          0|
    |v307_9_reg_3510                    |   32|   0|   32|          0|
    |v307_reg_3128                      |   32|   0|   32|          0|
    |v308_10_reg_3177                   |   32|   0|   32|          0|
    |v308_11_reg_3530                   |   32|   0|   32|          0|
    |v308_12_reg_3188                   |   32|   0|   32|          0|
    |v308_13_reg_3545                   |   32|   0|   32|          0|
    |v308_14_reg_3199                   |   32|   0|   32|          0|
    |v308_15_reg_3560                   |   32|   0|   32|          0|
    |v308_16_reg_3565                   |   32|   0|   32|          0|
    |v308_17_reg_3570                   |   32|   0|   32|          0|
    |v308_18_reg_3580                   |   32|   0|   32|          0|
    |v308_19_reg_3585                   |   32|   0|   32|          0|
    |v308_1_reg_3455                    |   32|   0|   32|          0|
    |v308_20_reg_3590                   |   32|   0|   32|          0|
    |v308_21_reg_3595                   |   32|   0|   32|          0|
    |v308_22_reg_3600                   |   32|   0|   32|          0|
    |v308_23_reg_3605                   |   32|   0|   32|          0|
    |v308_24_reg_3610                   |   32|   0|   32|          0|
    |v308_25_reg_3615                   |   32|   0|   32|          0|
    |v308_26_reg_3620                   |   32|   0|   32|          0|
    |v308_27_reg_3625                   |   32|   0|   32|          0|
    |v308_28_reg_3630                   |   32|   0|   32|          0|
    |v308_29_reg_3650                   |   32|   0|   32|          0|
    |v308_2_reg_3133                    |   32|   0|   32|          0|
    |v308_30_reg_3635                   |   32|   0|   32|          0|
    |v308_31_reg_3640                   |   32|   0|   32|          0|
    |v308_32_reg_3645                   |   32|   0|   32|          0|
    |v308_33_reg_3210                   |   32|   0|   32|          0|
    |v308_34_reg_3215                   |   32|   0|   32|          0|
    |v308_35_reg_3655                   |   32|   0|   32|          0|
    |v308_36_reg_3220                   |   32|   0|   32|          0|
    |v308_37_reg_3660                   |   32|   0|   32|          0|
    |v308_38_reg_3225                   |   32|   0|   32|          0|
    |v308_39_reg_3665                   |   32|   0|   32|          0|
    |v308_3_reg_3470                    |   32|   0|   32|          0|
    |v308_40_reg_3230                   |   32|   0|   32|          0|
    |v308_41_reg_3670                   |   32|   0|   32|          0|
    |v308_42_reg_3235                   |   32|   0|   32|          0|
    |v308_43_reg_3675                   |   32|   0|   32|          0|
    |v308_44_reg_3240                   |   32|   0|   32|          0|
    |v308_45_reg_3680                   |   32|   0|   32|          0|
    |v308_46_reg_3245                   |   32|   0|   32|          0|
    |v308_47_reg_3250                   |   32|   0|   32|          0|
    |v308_48_reg_3255                   |   32|   0|   32|          0|
    |v308_49_reg_3695                   |   32|   0|   32|          0|
    |v308_4_reg_3144                    |   32|   0|   32|          0|
    |v308_50_reg_3260                   |   32|   0|   32|          0|
    |v308_51_reg_3705                   |   32|   0|   32|          0|
    |v308_52_reg_3265                   |   32|   0|   32|          0|
    |v308_53_reg_3715                   |   32|   0|   32|          0|
    |v308_54_reg_3270                   |   32|   0|   32|          0|
    |v308_55_reg_3725                   |   32|   0|   32|          0|
    |v308_56_reg_3275                   |   32|   0|   32|          0|
    |v308_57_reg_3735                   |   32|   0|   32|          0|
    |v308_58_reg_3280                   |   32|   0|   32|          0|
    |v308_59_reg_3745                   |   32|   0|   32|          0|
    |v308_5_reg_3485                    |   32|   0|   32|          0|
    |v308_60_reg_3285                   |   32|   0|   32|          0|
    |v308_61_reg_3755                   |   32|   0|   32|          0|
    |v308_62_reg_3290                   |   32|   0|   32|          0|
    |v308_64_reg_3575                   |   32|   0|   32|          0|
    |v308_6_reg_3155                    |   32|   0|   32|          0|
    |v308_7_reg_3500                    |   32|   0|   32|          0|
    |v308_8_reg_3166                    |   32|   0|   32|          0|
    |v308_9_reg_3515                    |   32|   0|   32|          0|
    |v308_reg_3445                      |   32|   0|   32|          0|
    |v309_10_reg_4026                   |   32|   0|   32|          0|
    |v309_11_reg_4032                   |   32|   0|   32|          0|
    |v309_12_reg_4038                   |   32|   0|   32|          0|
    |v309_13_reg_4044                   |   32|   0|   32|          0|
    |v309_14_reg_4050                   |   32|   0|   32|          0|
    |v309_15_reg_4008                   |   32|   0|   32|          0|
    |v309_15_reg_4008_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_16_reg_4002                   |   32|   0|   32|          0|
    |v309_16_reg_4002_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_17_reg_3996                   |   32|   0|   32|          0|
    |v309_17_reg_3996_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_18_reg_3990                   |   32|   0|   32|          0|
    |v309_18_reg_3990_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_19_reg_3984                   |   32|   0|   32|          0|
    |v309_19_reg_3984_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_20_reg_3978                   |   32|   0|   32|          0|
    |v309_20_reg_3978_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_21_reg_3972                   |   32|   0|   32|          0|
    |v309_21_reg_3972_pp0_iter30_reg    |   32|   0|   32|          0|
    |v309_22_reg_3966                   |   32|   0|   32|          0|
    |v309_8_reg_4014                    |   32|   0|   32|          0|
    |v309_9_reg_4020                    |   32|   0|   32|          0|
    |v309_reg_3960                      |   32|   0|   32|          0|
    |zext_ln875_reg_3068                |    9|   0|   64|         55|
    |add_ln875_reg_2837                 |   64|  32|    9|          0|
    |cmp68_reg_2817                     |   64|  32|    1|          0|
    |cmp99_3_reg_2805                   |   64|  32|    1|          0|
    |icmp_ln867_reg_2813                |   64|  32|    1|          0|
    |tmp11_reg_3835                     |   64|  32|   32|          0|
    |tmp16_reg_3850                     |   64|  32|   32|          0|
    |tmp21_reg_3865                     |   64|  32|   32|          0|
    |tmp26_reg_3880                     |   64|  32|   32|          0|
    |tmp31_reg_3895                     |   64|  32|   32|          0|
    |tmp36_reg_3910                     |   64|  32|   32|          0|
    |tmp6_reg_3820                      |   64|  32|   32|          0|
    |v294_10_addr_reg_3409              |   64|  32|    9|          0|
    |v294_11_addr_reg_3415              |   64|  32|    9|          0|
    |v294_12_addr_reg_3421              |   64|  32|    9|          0|
    |v294_13_addr_reg_3427              |   64|  32|    9|          0|
    |v294_14_addr_reg_3433              |   64|  32|    9|          0|
    |v294_15_addr_reg_3439              |   64|  32|    9|          0|
    |v294_1_addr_reg_3086               |   64|  32|    9|          0|
    |v294_2_addr_reg_3092               |   64|  32|    9|          0|
    |v294_3_addr_reg_3098               |   64|  32|    9|          0|
    |v294_4_addr_reg_3104               |   64|  32|    9|          0|
    |v294_5_addr_reg_3110               |   64|  32|    9|          0|
    |v294_6_addr_reg_3116               |   64|  32|    9|          0|
    |v294_7_addr_reg_3122               |   64|  32|    9|          0|
    |v294_8_addr_reg_3397               |   64|  32|    9|          0|
    |v294_9_addr_reg_3403               |   64|  32|    9|          0|
    |v294_addr_reg_3080                 |   64|  32|    9|          0|
    |v296_1_addr_reg_2847               |   64|  32|   10|          0|
    |v296_2_addr_reg_2852               |   64|  32|   10|          0|
    |v296_4_addr_reg_2862               |   64|  32|   10|          0|
    |v296_5_addr_reg_2867               |   64|  32|   10|          0|
    |v304_6_reg_2906                    |   64|  32|   32|          0|
    |v304_reg_2882                      |   64|  32|   32|          0|
    |v306_16_reg_2972                   |   64|  32|   32|          0|
    |v306_1_reg_2930                    |   64|  32|   32|          0|
    |v306_23_reg_3014                   |   64|  32|   32|          0|
    |v306_25_reg_3026                   |   64|  32|   32|          0|
    |v306_26_reg_3032                   |   64|  32|   32|          0|
    |v306_27_reg_3038                   |   64|  32|   32|          0|
    |v306_28_reg_3044                   |   64|  32|   32|          0|
    |v306_29_reg_3050                   |   64|  32|   32|          0|
    |v306_2_reg_2936                    |   64|  32|   32|          0|
    |v306_30_reg_3056                   |   64|  32|   32|          0|
    |v306_31_reg_3062                   |   64|  32|   32|          0|
    |v306_32_reg_2978                   |   64|  32|   32|          0|
    |v306_33_reg_2984                   |   64|  32|   32|          0|
    |v306_34_reg_2990                   |   64|  32|   32|          0|
    |v306_35_reg_2996                   |   64|  32|   32|          0|
    |v306_36_reg_3002                   |   64|  32|   32|          0|
    |v306_37_reg_3008                   |   64|  32|   32|          0|
    |v306_3_reg_2942                    |   64|  32|   32|          0|
    |v306_4_reg_2948                    |   64|  32|   32|          0|
    |v306_5_reg_2954                    |   64|  32|   32|          0|
    |v306_6_reg_2960                    |   64|  32|   32|          0|
    |v306_7_reg_2966                    |   64|  32|   32|          0|
    |v308_10_reg_3177                   |   64|  32|   32|          0|
    |v308_12_reg_3188                   |   64|  32|   32|          0|
    |v308_14_reg_3199                   |   64|  32|   32|          0|
    |v308_19_reg_3585                   |   64|  32|   32|          0|
    |v308_21_reg_3595                   |   64|  32|   32|          0|
    |v308_23_reg_3605                   |   64|  32|   32|          0|
    |v308_25_reg_3615                   |   64|  32|   32|          0|
    |v308_27_reg_3625                   |   64|  32|   32|          0|
    |v308_2_reg_3133                    |   64|  32|   32|          0|
    |v308_30_reg_3635                   |   64|  32|   32|          0|
    |v308_4_reg_3144                    |   64|  32|   32|          0|
    |v308_64_reg_3575                   |   64|  32|   32|          0|
    |v308_6_reg_3155                    |   64|  32|   32|          0|
    |v308_8_reg_3166                    |   64|  32|   32|          0|
    |zext_ln875_reg_3068                |   64|  32|   64|         55|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |11890|2240| 9165|        110|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node23|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node23|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node23|  return value|
|v363_0_0_dout            |   in|   32|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_num_data_valid  |   in|   11|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_fifo_cap        |   in|   11|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_empty_n         |   in|    1|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_read            |  out|    1|     ap_fifo|      v363_0_0|       pointer|
|v363_1_0_dout            |   in|   32|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_num_data_valid  |   in|   11|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_fifo_cap        |   in|   11|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_empty_n         |   in|    1|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_read            |  out|    1|     ap_fifo|      v363_1_0|       pointer|
|v363_0_1_dout            |   in|   32|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_num_data_valid  |   in|   11|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_fifo_cap        |   in|   11|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_empty_n         |   in|    1|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_read            |  out|    1|     ap_fifo|      v363_0_1|       pointer|
|v363_1_1_dout            |   in|   32|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_num_data_valid  |   in|   11|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_fifo_cap        |   in|   11|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_empty_n         |   in|    1|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_read            |  out|    1|     ap_fifo|      v363_1_1|       pointer|
|v363_0_2_dout            |   in|   32|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_num_data_valid  |   in|   11|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_fifo_cap        |   in|   11|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_empty_n         |   in|    1|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_read            |  out|    1|     ap_fifo|      v363_0_2|       pointer|
|v363_1_2_dout            |   in|   32|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_num_data_valid  |   in|   11|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_fifo_cap        |   in|   11|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_empty_n         |   in|    1|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_read            |  out|    1|     ap_fifo|      v363_1_2|       pointer|
|v363_0_3_dout            |   in|   32|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_num_data_valid  |   in|   11|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_fifo_cap        |   in|   11|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_empty_n         |   in|    1|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_read            |  out|    1|     ap_fifo|      v363_0_3|       pointer|
|v363_1_3_dout            |   in|   32|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_num_data_valid  |   in|   11|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_fifo_cap        |   in|   11|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_empty_n         |   in|    1|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_read            |  out|    1|     ap_fifo|      v363_1_3|       pointer|
|v362_0_1_dout            |   in|   32|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_num_data_valid  |   in|   10|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_fifo_cap        |   in|   10|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_empty_n         |   in|    1|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_read            |  out|    1|     ap_fifo|      v362_0_1|       pointer|
|v362_0_2_dout            |   in|   32|     ap_fifo|      v362_0_2|       pointer|
|v362_0_2_num_data_valid  |   in|   10|     ap_fifo|      v362_0_2|       pointer|
|v362_0_2_fifo_cap        |   in|   10|     ap_fifo|      v362_0_2|       pointer|
|v362_0_2_empty_n         |   in|    1|     ap_fifo|      v362_0_2|       pointer|
|v362_0_2_read            |  out|    1|     ap_fifo|      v362_0_2|       pointer|
|v362_0_3_dout            |   in|   32|     ap_fifo|      v362_0_3|       pointer|
|v362_0_3_num_data_valid  |   in|   10|     ap_fifo|      v362_0_3|       pointer|
|v362_0_3_fifo_cap        |   in|   10|     ap_fifo|      v362_0_3|       pointer|
|v362_0_3_empty_n         |   in|    1|     ap_fifo|      v362_0_3|       pointer|
|v362_0_3_read            |  out|    1|     ap_fifo|      v362_0_3|       pointer|
|v362_0_4_dout            |   in|   32|     ap_fifo|      v362_0_4|       pointer|
|v362_0_4_num_data_valid  |   in|   10|     ap_fifo|      v362_0_4|       pointer|
|v362_0_4_fifo_cap        |   in|   10|     ap_fifo|      v362_0_4|       pointer|
|v362_0_4_empty_n         |   in|    1|     ap_fifo|      v362_0_4|       pointer|
|v362_0_4_read            |  out|    1|     ap_fifo|      v362_0_4|       pointer|
|v362_0_5_dout            |   in|   32|     ap_fifo|      v362_0_5|       pointer|
|v362_0_5_num_data_valid  |   in|   10|     ap_fifo|      v362_0_5|       pointer|
|v362_0_5_fifo_cap        |   in|   10|     ap_fifo|      v362_0_5|       pointer|
|v362_0_5_empty_n         |   in|    1|     ap_fifo|      v362_0_5|       pointer|
|v362_0_5_read            |  out|    1|     ap_fifo|      v362_0_5|       pointer|
|v362_0_6_dout            |   in|   32|     ap_fifo|      v362_0_6|       pointer|
|v362_0_6_num_data_valid  |   in|   10|     ap_fifo|      v362_0_6|       pointer|
|v362_0_6_fifo_cap        |   in|   10|     ap_fifo|      v362_0_6|       pointer|
|v362_0_6_empty_n         |   in|    1|     ap_fifo|      v362_0_6|       pointer|
|v362_0_6_read            |  out|    1|     ap_fifo|      v362_0_6|       pointer|
|v362_0_7_dout            |   in|   32|     ap_fifo|      v362_0_7|       pointer|
|v362_0_7_num_data_valid  |   in|   10|     ap_fifo|      v362_0_7|       pointer|
|v362_0_7_fifo_cap        |   in|   10|     ap_fifo|      v362_0_7|       pointer|
|v362_0_7_empty_n         |   in|    1|     ap_fifo|      v362_0_7|       pointer|
|v362_0_7_read            |  out|    1|     ap_fifo|      v362_0_7|       pointer|
|v362_2_0_dout            |   in|   32|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_num_data_valid  |   in|   10|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_fifo_cap        |   in|   10|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_empty_n         |   in|    1|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_read            |  out|    1|     ap_fifo|      v362_2_0|       pointer|
|v362_2_1_dout            |   in|   32|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_num_data_valid  |   in|   10|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_fifo_cap        |   in|   10|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_empty_n         |   in|    1|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_read            |  out|    1|     ap_fifo|      v362_2_1|       pointer|
|v362_2_2_dout            |   in|   32|     ap_fifo|      v362_2_2|       pointer|
|v362_2_2_num_data_valid  |   in|   10|     ap_fifo|      v362_2_2|       pointer|
|v362_2_2_fifo_cap        |   in|   10|     ap_fifo|      v362_2_2|       pointer|
|v362_2_2_empty_n         |   in|    1|     ap_fifo|      v362_2_2|       pointer|
|v362_2_2_read            |  out|    1|     ap_fifo|      v362_2_2|       pointer|
|v362_2_3_dout            |   in|   32|     ap_fifo|      v362_2_3|       pointer|
|v362_2_3_num_data_valid  |   in|   10|     ap_fifo|      v362_2_3|       pointer|
|v362_2_3_fifo_cap        |   in|   10|     ap_fifo|      v362_2_3|       pointer|
|v362_2_3_empty_n         |   in|    1|     ap_fifo|      v362_2_3|       pointer|
|v362_2_3_read            |  out|    1|     ap_fifo|      v362_2_3|       pointer|
|v362_2_4_dout            |   in|   32|     ap_fifo|      v362_2_4|       pointer|
|v362_2_4_num_data_valid  |   in|   10|     ap_fifo|      v362_2_4|       pointer|
|v362_2_4_fifo_cap        |   in|   10|     ap_fifo|      v362_2_4|       pointer|
|v362_2_4_empty_n         |   in|    1|     ap_fifo|      v362_2_4|       pointer|
|v362_2_4_read            |  out|    1|     ap_fifo|      v362_2_4|       pointer|
|v362_2_5_dout            |   in|   32|     ap_fifo|      v362_2_5|       pointer|
|v362_2_5_num_data_valid  |   in|   10|     ap_fifo|      v362_2_5|       pointer|
|v362_2_5_fifo_cap        |   in|   10|     ap_fifo|      v362_2_5|       pointer|
|v362_2_5_empty_n         |   in|    1|     ap_fifo|      v362_2_5|       pointer|
|v362_2_5_read            |  out|    1|     ap_fifo|      v362_2_5|       pointer|
|v362_2_6_dout            |   in|   32|     ap_fifo|      v362_2_6|       pointer|
|v362_2_6_num_data_valid  |   in|   10|     ap_fifo|      v362_2_6|       pointer|
|v362_2_6_fifo_cap        |   in|   10|     ap_fifo|      v362_2_6|       pointer|
|v362_2_6_empty_n         |   in|    1|     ap_fifo|      v362_2_6|       pointer|
|v362_2_6_read            |  out|    1|     ap_fifo|      v362_2_6|       pointer|
|v362_2_7_dout            |   in|   32|     ap_fifo|      v362_2_7|       pointer|
|v362_2_7_num_data_valid  |   in|   10|     ap_fifo|      v362_2_7|       pointer|
|v362_2_7_fifo_cap        |   in|   10|     ap_fifo|      v362_2_7|       pointer|
|v362_2_7_empty_n         |   in|    1|     ap_fifo|      v362_2_7|       pointer|
|v362_2_7_read            |  out|    1|     ap_fifo|      v362_2_7|       pointer|
|v362_3_0_dout            |   in|   32|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_num_data_valid  |   in|   10|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_fifo_cap        |   in|   10|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_empty_n         |   in|    1|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_read            |  out|    1|     ap_fifo|      v362_3_0|       pointer|
|v362_3_1_dout            |   in|   32|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_num_data_valid  |   in|   10|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_fifo_cap        |   in|   10|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_empty_n         |   in|    1|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_read            |  out|    1|     ap_fifo|      v362_3_1|       pointer|
|v362_3_2_dout            |   in|   32|     ap_fifo|      v362_3_2|       pointer|
|v362_3_2_num_data_valid  |   in|   10|     ap_fifo|      v362_3_2|       pointer|
|v362_3_2_fifo_cap        |   in|   10|     ap_fifo|      v362_3_2|       pointer|
|v362_3_2_empty_n         |   in|    1|     ap_fifo|      v362_3_2|       pointer|
|v362_3_2_read            |  out|    1|     ap_fifo|      v362_3_2|       pointer|
|v362_3_3_dout            |   in|   32|     ap_fifo|      v362_3_3|       pointer|
|v362_3_3_num_data_valid  |   in|   10|     ap_fifo|      v362_3_3|       pointer|
|v362_3_3_fifo_cap        |   in|   10|     ap_fifo|      v362_3_3|       pointer|
|v362_3_3_empty_n         |   in|    1|     ap_fifo|      v362_3_3|       pointer|
|v362_3_3_read            |  out|    1|     ap_fifo|      v362_3_3|       pointer|
|v362_3_4_dout            |   in|   32|     ap_fifo|      v362_3_4|       pointer|
|v362_3_4_num_data_valid  |   in|   10|     ap_fifo|      v362_3_4|       pointer|
|v362_3_4_fifo_cap        |   in|   10|     ap_fifo|      v362_3_4|       pointer|
|v362_3_4_empty_n         |   in|    1|     ap_fifo|      v362_3_4|       pointer|
|v362_3_4_read            |  out|    1|     ap_fifo|      v362_3_4|       pointer|
|v362_3_5_dout            |   in|   32|     ap_fifo|      v362_3_5|       pointer|
|v362_3_5_num_data_valid  |   in|   10|     ap_fifo|      v362_3_5|       pointer|
|v362_3_5_fifo_cap        |   in|   10|     ap_fifo|      v362_3_5|       pointer|
|v362_3_5_empty_n         |   in|    1|     ap_fifo|      v362_3_5|       pointer|
|v362_3_5_read            |  out|    1|     ap_fifo|      v362_3_5|       pointer|
|v362_3_6_dout            |   in|   32|     ap_fifo|      v362_3_6|       pointer|
|v362_3_6_num_data_valid  |   in|   10|     ap_fifo|      v362_3_6|       pointer|
|v362_3_6_fifo_cap        |   in|   10|     ap_fifo|      v362_3_6|       pointer|
|v362_3_6_empty_n         |   in|    1|     ap_fifo|      v362_3_6|       pointer|
|v362_3_6_read            |  out|    1|     ap_fifo|      v362_3_6|       pointer|
|v362_3_7_dout            |   in|   32|     ap_fifo|      v362_3_7|       pointer|
|v362_3_7_num_data_valid  |   in|   10|     ap_fifo|      v362_3_7|       pointer|
|v362_3_7_fifo_cap        |   in|   10|     ap_fifo|      v362_3_7|       pointer|
|v362_3_7_empty_n         |   in|    1|     ap_fifo|      v362_3_7|       pointer|
|v362_3_7_read            |  out|    1|     ap_fifo|      v362_3_7|       pointer|
|v362_0_0_dout            |   in|   32|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_num_data_valid  |   in|   10|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_fifo_cap        |   in|   10|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_empty_n         |   in|    1|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_read            |  out|    1|     ap_fifo|      v362_0_0|       pointer|
|v362_1_0_dout            |   in|   32|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_num_data_valid  |   in|   10|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_fifo_cap        |   in|   10|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_empty_n         |   in|    1|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_read            |  out|    1|     ap_fifo|      v362_1_0|       pointer|
|v362_1_1_dout            |   in|   32|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_num_data_valid  |   in|   10|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_fifo_cap        |   in|   10|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_empty_n         |   in|    1|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_read            |  out|    1|     ap_fifo|      v362_1_1|       pointer|
|v362_1_2_dout            |   in|   32|     ap_fifo|      v362_1_2|       pointer|
|v362_1_2_num_data_valid  |   in|   10|     ap_fifo|      v362_1_2|       pointer|
|v362_1_2_fifo_cap        |   in|   10|     ap_fifo|      v362_1_2|       pointer|
|v362_1_2_empty_n         |   in|    1|     ap_fifo|      v362_1_2|       pointer|
|v362_1_2_read            |  out|    1|     ap_fifo|      v362_1_2|       pointer|
|v362_1_3_dout            |   in|   32|     ap_fifo|      v362_1_3|       pointer|
|v362_1_3_num_data_valid  |   in|   10|     ap_fifo|      v362_1_3|       pointer|
|v362_1_3_fifo_cap        |   in|   10|     ap_fifo|      v362_1_3|       pointer|
|v362_1_3_empty_n         |   in|    1|     ap_fifo|      v362_1_3|       pointer|
|v362_1_3_read            |  out|    1|     ap_fifo|      v362_1_3|       pointer|
|v362_1_4_dout            |   in|   32|     ap_fifo|      v362_1_4|       pointer|
|v362_1_4_num_data_valid  |   in|   10|     ap_fifo|      v362_1_4|       pointer|
|v362_1_4_fifo_cap        |   in|   10|     ap_fifo|      v362_1_4|       pointer|
|v362_1_4_empty_n         |   in|    1|     ap_fifo|      v362_1_4|       pointer|
|v362_1_4_read            |  out|    1|     ap_fifo|      v362_1_4|       pointer|
|v362_1_5_dout            |   in|   32|     ap_fifo|      v362_1_5|       pointer|
|v362_1_5_num_data_valid  |   in|   10|     ap_fifo|      v362_1_5|       pointer|
|v362_1_5_fifo_cap        |   in|   10|     ap_fifo|      v362_1_5|       pointer|
|v362_1_5_empty_n         |   in|    1|     ap_fifo|      v362_1_5|       pointer|
|v362_1_5_read            |  out|    1|     ap_fifo|      v362_1_5|       pointer|
|v362_1_6_dout            |   in|   32|     ap_fifo|      v362_1_6|       pointer|
|v362_1_6_num_data_valid  |   in|   10|     ap_fifo|      v362_1_6|       pointer|
|v362_1_6_fifo_cap        |   in|   10|     ap_fifo|      v362_1_6|       pointer|
|v362_1_6_empty_n         |   in|    1|     ap_fifo|      v362_1_6|       pointer|
|v362_1_6_read            |  out|    1|     ap_fifo|      v362_1_6|       pointer|
|v362_1_7_dout            |   in|   32|     ap_fifo|      v362_1_7|       pointer|
|v362_1_7_num_data_valid  |   in|   10|     ap_fifo|      v362_1_7|       pointer|
|v362_1_7_fifo_cap        |   in|   10|     ap_fifo|      v362_1_7|       pointer|
|v362_1_7_empty_n         |   in|    1|     ap_fifo|      v362_1_7|       pointer|
|v362_1_7_read            |  out|    1|     ap_fifo|      v362_1_7|       pointer|
|v361_0_0_din             |  out|   32|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_num_data_valid  |   in|   10|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_fifo_cap        |   in|   10|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_full_n          |   in|    1|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_write           |  out|    1|     ap_fifo|      v361_0_0|       pointer|
|v361_1_0_din             |  out|   32|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_num_data_valid  |   in|   10|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_fifo_cap        |   in|   10|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_full_n          |   in|    1|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_write           |  out|    1|     ap_fifo|      v361_1_0|       pointer|
|v361_0_1_din             |  out|   32|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_num_data_valid  |   in|   10|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_fifo_cap        |   in|   10|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_full_n          |   in|    1|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_write           |  out|    1|     ap_fifo|      v361_0_1|       pointer|
|v361_1_1_din             |  out|   32|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_num_data_valid  |   in|   10|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_fifo_cap        |   in|   10|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_full_n          |   in|    1|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_write           |  out|    1|     ap_fifo|      v361_1_1|       pointer|
|v361_0_2_din             |  out|   32|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_num_data_valid  |   in|   10|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_fifo_cap        |   in|   10|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_full_n          |   in|    1|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_write           |  out|    1|     ap_fifo|      v361_0_2|       pointer|
|v361_1_2_din             |  out|   32|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_num_data_valid  |   in|   10|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_fifo_cap        |   in|   10|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_full_n          |   in|    1|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_write           |  out|    1|     ap_fifo|      v361_1_2|       pointer|
|v361_0_3_din             |  out|   32|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_num_data_valid  |   in|   10|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_fifo_cap        |   in|   10|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_full_n          |   in|    1|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_write           |  out|    1|     ap_fifo|      v361_0_3|       pointer|
|v361_1_3_din             |  out|   32|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_num_data_valid  |   in|   10|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_fifo_cap        |   in|   10|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_full_n          |   in|    1|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_write           |  out|    1|     ap_fifo|      v361_1_3|       pointer|
|v361_0_4_din             |  out|   32|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_num_data_valid  |   in|   10|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_fifo_cap        |   in|   10|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_full_n          |   in|    1|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_write           |  out|    1|     ap_fifo|      v361_0_4|       pointer|
|v361_1_4_din             |  out|   32|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_num_data_valid  |   in|   10|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_fifo_cap        |   in|   10|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_full_n          |   in|    1|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_write           |  out|    1|     ap_fifo|      v361_1_4|       pointer|
|v361_0_5_din             |  out|   32|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_num_data_valid  |   in|   10|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_fifo_cap        |   in|   10|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_full_n          |   in|    1|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_write           |  out|    1|     ap_fifo|      v361_0_5|       pointer|
|v361_1_5_din             |  out|   32|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_num_data_valid  |   in|   10|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_fifo_cap        |   in|   10|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_full_n          |   in|    1|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_write           |  out|    1|     ap_fifo|      v361_1_5|       pointer|
|v361_0_6_din             |  out|   32|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_num_data_valid  |   in|   10|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_fifo_cap        |   in|   10|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_full_n          |   in|    1|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_write           |  out|    1|     ap_fifo|      v361_0_6|       pointer|
|v361_1_6_din             |  out|   32|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_num_data_valid  |   in|   10|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_fifo_cap        |   in|   10|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_full_n          |   in|    1|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_write           |  out|    1|     ap_fifo|      v361_1_6|       pointer|
|v361_0_7_din             |  out|   32|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_num_data_valid  |   in|   10|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_fifo_cap        |   in|   10|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_full_n          |   in|    1|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_write           |  out|    1|     ap_fifo|      v361_0_7|       pointer|
|v361_1_7_din             |  out|   32|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_num_data_valid  |   in|   10|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_fifo_cap        |   in|   10|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_full_n          |   in|    1|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_write           |  out|    1|     ap_fifo|      v361_1_7|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

