// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------
#pragma warning disable CS1591 // Missing XML comment for publicly visible type or member
namespace AsmArm64;

/// <summary>
/// All known system register accessible through an id/enum.
/// </summary>
public enum Arm64SystemRegisterKnownId : ushort
{
    /// <summary>
    /// No specified system register.
    /// </summary>
    None = 0,
    /// <summary>
    /// Accelerator Data
    /// </summary>
    ACCDATA_EL1 = 1,
    /// <summary>
    /// Auxiliary Control Register (EL1)
    /// </summary>
    ACTLR_EL1 = 2,
    /// <summary>
    /// Auxiliary Control Register (EL1)
    /// </summary>
    ACTLR_EL12 = 3,
    /// <summary>
    /// Auxiliary Control Register (EL2)
    /// </summary>
    ACTLR_EL2 = 4,
    /// <summary>
    /// Auxiliary Control Register (EL3)
    /// </summary>
    ACTLR_EL3 = 5,
    /// <summary>
    /// Auxiliary Control Register (EL1)
    /// </summary>
    ACTLRALIAS_EL1 = 6,
    /// <summary>
    /// Auxiliary Control Masking Register (EL1)
    /// </summary>
    ACTLRMASK_EL1 = 7,
    /// <summary>
    /// Auxiliary Control Masking Register (EL1)
    /// </summary>
    ACTLRMASK_EL12 = 8,
    /// <summary>
    /// Auxiliary Control Masking Register (EL2)
    /// </summary>
    ACTLRMASK_EL2 = 9,
    /// <summary>
    /// Auxiliary Fault Status Register 0 (EL1)
    /// </summary>
    AFSR0_EL1 = 10,
    /// <summary>
    /// Auxiliary Fault Status Register 0 (EL1)
    /// </summary>
    AFSR0_EL12 = 11,
    /// <summary>
    /// Auxiliary Fault Status Register 0 (EL2)
    /// </summary>
    AFSR0_EL2 = 12,
    /// <summary>
    /// Auxiliary Fault Status Register 0 (EL3)
    /// </summary>
    AFSR0_EL3 = 13,
    /// <summary>
    /// Auxiliary Fault Status Register 1 (EL1)
    /// </summary>
    AFSR1_EL1 = 14,
    /// <summary>
    /// Auxiliary Fault Status Register 1 (EL1)
    /// </summary>
    AFSR1_EL12 = 15,
    /// <summary>
    /// Auxiliary Fault Status Register 1 (EL2)
    /// </summary>
    AFSR1_EL2 = 16,
    /// <summary>
    /// Auxiliary Fault Status Register 1 (EL3)
    /// </summary>
    AFSR1_EL3 = 17,
    /// <summary>
    /// Auxiliary ID Register
    /// </summary>
    AIDR_EL1 = 18,
    /// <summary>
    /// TLB Invalidate All, EL1
    /// </summary>
    ALLE1 = 19,
    /// <summary>
    /// TLB Invalidate All, EL1, Inner Shareable
    /// </summary>
    ALLE1IS = 20,
    /// <summary>
    /// TLB Invalidate All, EL1, Inner Shareable
    /// </summary>
    ALLE1ISNXS = 21,
    /// <summary>
    /// TLB Invalidate All, EL1
    /// </summary>
    ALLE1NXS = 22,
    /// <summary>
    /// TLB Invalidate All, EL1, Outer Shareable
    /// </summary>
    ALLE1OS = 23,
    /// <summary>
    /// TLB Invalidate All, EL1, Outer Shareable
    /// </summary>
    ALLE1OSNXS = 24,
    /// <summary>
    /// TLB Invalidate All, EL2
    /// </summary>
    ALLE2 = 25,
    /// <summary>
    /// TLB Invalidate All, EL2, Inner Shareable
    /// </summary>
    ALLE2IS = 26,
    /// <summary>
    /// TLB Invalidate All, EL2, Inner Shareable
    /// </summary>
    ALLE2ISNXS = 27,
    /// <summary>
    /// TLB Invalidate All, EL2
    /// </summary>
    ALLE2NXS = 28,
    /// <summary>
    /// TLB Invalidate All, EL2, Outer Shareable
    /// </summary>
    ALLE2OS = 29,
    /// <summary>
    /// TLB Invalidate All, EL2, Outer Shareable
    /// </summary>
    ALLE2OSNXS = 30,
    /// <summary>
    /// TLB Invalidate All, EL3
    /// </summary>
    ALLE3 = 31,
    /// <summary>
    /// TLB Invalidate All, EL3, Inner Shareable
    /// </summary>
    ALLE3IS = 32,
    /// <summary>
    /// TLB Invalidate All, EL3, Inner Shareable
    /// </summary>
    ALLE3ISNXS = 33,
    /// <summary>
    /// TLB Invalidate All, EL3
    /// </summary>
    ALLE3NXS = 34,
    /// <summary>
    /// TLB Invalidate All, EL3, Outer Shareable
    /// </summary>
    ALLE3OS = 35,
    /// <summary>
    /// TLB Invalidate All, EL3, Outer Shareable
    /// </summary>
    ALLE3OSNXS = 36,
    /// <summary>
    /// All Interrupt Mask Bit
    /// </summary>
    ALLINT = 37,
    /// <summary>
    /// Auxiliary Memory Attribute Indirection Register (EL1)
    /// </summary>
    AMAIR_EL1 = 38,
    /// <summary>
    /// Auxiliary Memory Attribute Indirection Register (EL1)
    /// </summary>
    AMAIR_EL12 = 39,
    /// <summary>
    /// Auxiliary Memory Attribute Indirection Register (EL2)
    /// </summary>
    AMAIR_EL2 = 40,
    /// <summary>
    /// Auxiliary Memory Attribute Indirection Register (EL3)
    /// </summary>
    AMAIR_EL3 = 41,
    /// <summary>
    /// Extended Auxiliary Memory Attribute Indirection Register (EL1)
    /// </summary>
    AMAIR2_EL1 = 42,
    /// <summary>
    /// Extended Auxiliary Memory Attribute Indirection Register (EL1)
    /// </summary>
    AMAIR2_EL12 = 43,
    /// <summary>
    /// Extended Auxiliary Memory Attribute Indirection Register (EL2)
    /// </summary>
    AMAIR2_EL2 = 44,
    /// <summary>
    /// Extended Auxiliary Memory Attribute Indirection Register (EL3)
    /// </summary>
    AMAIR2_EL3 = 45,
    /// <summary>
    /// Activity Monitors Configuration Register
    /// </summary>
    AMCFGR_EL0 = 46,
    /// <summary>
    /// Activity Monitors Counter Group 1 Identification Register
    /// </summary>
    AMCG1IDR_EL0 = 47,
    /// <summary>
    /// Activity Monitors Counter Group Configuration Register
    /// </summary>
    AMCGCR_EL0 = 48,
    /// <summary>
    /// Activity Monitors Count Enable Clear Register 0
    /// </summary>
    AMCNTENCLR0_EL0 = 49,
    /// <summary>
    /// Activity Monitors Count Enable Clear Register 1
    /// </summary>
    AMCNTENCLR1_EL0 = 50,
    /// <summary>
    /// Activity Monitors Count Enable Set Register 0
    /// </summary>
    AMCNTENSET0_EL0 = 51,
    /// <summary>
    /// Activity Monitors Count Enable Set Register 1
    /// </summary>
    AMCNTENSET1_EL0 = 52,
    /// <summary>
    /// Activity Monitors Control Register
    /// </summary>
    AMCR_EL0 = 53,
    /// <summary>
    /// Activity Monitors Event Counter Registers 0
    /// </summary>
    AMEVCNTR00_EL0 = 54,
    /// <summary>
    /// Activity Monitors Event Counter Registers 0
    /// </summary>
    AMEVCNTR01_EL0 = 55,
    /// <summary>
    /// Activity Monitors Event Counter Registers 0
    /// </summary>
    AMEVCNTR02_EL0 = 56,
    /// <summary>
    /// Activity Monitors Event Counter Registers 0
    /// </summary>
    AMEVCNTR03_EL0 = 57,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR10_EL0 = 58,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR11_EL0 = 59,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR110_EL0 = 60,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR111_EL0 = 61,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR112_EL0 = 62,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR113_EL0 = 63,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR114_EL0 = 64,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR115_EL0 = 65,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR12_EL0 = 66,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR13_EL0 = 67,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR14_EL0 = 68,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR15_EL0 = 69,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR16_EL0 = 70,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR17_EL0 = 71,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR18_EL0 = 72,
    /// <summary>
    /// Activity Monitors Event Counter Registers 1
    /// </summary>
    AMEVCNTR19_EL0 = 73,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF00_EL2 = 74,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF01_EL2 = 75,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF010_EL2 = 76,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF011_EL2 = 77,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF012_EL2 = 78,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF013_EL2 = 79,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF014_EL2 = 80,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF015_EL2 = 81,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF02_EL2 = 82,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF03_EL2 = 83,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF04_EL2 = 84,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF05_EL2 = 85,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF06_EL2 = 86,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF07_EL2 = 87,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF08_EL2 = 88,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 0
    /// </summary>
    AMEVCNTVOFF09_EL2 = 89,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF10_EL2 = 90,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF11_EL2 = 91,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF110_EL2 = 92,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF111_EL2 = 93,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF112_EL2 = 94,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF113_EL2 = 95,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF114_EL2 = 96,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF115_EL2 = 97,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF12_EL2 = 98,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF13_EL2 = 99,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF14_EL2 = 100,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF15_EL2 = 101,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF16_EL2 = 102,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF17_EL2 = 103,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF18_EL2 = 104,
    /// <summary>
    /// Activity Monitors Event Counter Virtual Offset Registers 1
    /// </summary>
    AMEVCNTVOFF19_EL2 = 105,
    /// <summary>
    /// Activity Monitors Event Type Registers 0
    /// </summary>
    AMEVTYPER00_EL0 = 106,
    /// <summary>
    /// Activity Monitors Event Type Registers 0
    /// </summary>
    AMEVTYPER01_EL0 = 107,
    /// <summary>
    /// Activity Monitors Event Type Registers 0
    /// </summary>
    AMEVTYPER02_EL0 = 108,
    /// <summary>
    /// Activity Monitors Event Type Registers 0
    /// </summary>
    AMEVTYPER03_EL0 = 109,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER10_EL0 = 110,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER11_EL0 = 111,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER110_EL0 = 112,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER111_EL0 = 113,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER112_EL0 = 114,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER113_EL0 = 115,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER114_EL0 = 116,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER115_EL0 = 117,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER12_EL0 = 118,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER13_EL0 = 119,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER14_EL0 = 120,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER15_EL0 = 121,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER16_EL0 = 122,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER17_EL0 = 123,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER18_EL0 = 124,
    /// <summary>
    /// Activity Monitors Event Type Registers 1
    /// </summary>
    AMEVTYPER19_EL0 = 125,
    /// <summary>
    /// Activity Monitors User Enable Register
    /// </summary>
    AMUSERENR_EL0 = 126,
    /// <summary>
    /// Associate PA space
    /// </summary>
    APAS = 127,
    /// <summary>
    /// Pointer Authentication Key A for Data (bits[127:64]) 
    /// </summary>
    APDAKeyHi_EL1 = 128,
    /// <summary>
    /// Pointer Authentication Key A for Data (bits[63:0]) 
    /// </summary>
    APDAKeyLo_EL1 = 129,
    /// <summary>
    /// Pointer Authentication Key B for Data (bits[127:64]) 
    /// </summary>
    APDBKeyHi_EL1 = 130,
    /// <summary>
    /// Pointer Authentication Key B for Data (bits[63:0]) 
    /// </summary>
    APDBKeyLo_EL1 = 131,
    /// <summary>
    /// Pointer Authentication Key A for Code (bits[127:64]) 
    /// </summary>
    APGAKeyHi_EL1 = 132,
    /// <summary>
    /// Pointer Authentication Key A for Code (bits[63:0]) 
    /// </summary>
    APGAKeyLo_EL1 = 133,
    /// <summary>
    /// Pointer Authentication Key A for Instruction (bits[127:64]) 
    /// </summary>
    APIAKeyHi_EL1 = 134,
    /// <summary>
    /// Pointer Authentication Key A for Instruction (bits[63:0]) 
    /// </summary>
    APIAKeyLo_EL1 = 135,
    /// <summary>
    /// Pointer Authentication Key B for Instruction (bits[127:64]) 
    /// </summary>
    APIBKeyHi_EL1 = 136,
    /// <summary>
    /// Pointer Authentication Key B for Instruction (bits[63:0]) 
    /// </summary>
    APIBKeyLo_EL1 = 137,
    /// <summary>
    /// TLB Invalidate by ASID, EL1
    /// </summary>
    ASIDE1 = 138,
    /// <summary>
    /// TLB Invalidate by ASID, EL1, Inner Shareable
    /// </summary>
    ASIDE1IS = 139,
    /// <summary>
    /// TLB Invalidate by ASID, EL1, Inner Shareable
    /// </summary>
    ASIDE1ISNXS = 140,
    /// <summary>
    /// TLB Invalidate by ASID, EL1
    /// </summary>
    ASIDE1NXS = 141,
    /// <summary>
    /// TLB Invalidate by ASID, EL1, Outer Shareable
    /// </summary>
    ASIDE1OS = 142,
    /// <summary>
    /// TLB Invalidate by ASID, EL1, Outer Shareable
    /// </summary>
    ASIDE1OSNXS = 143,
    /// <summary>
    /// Branch Record Buffer Control Register (EL1)
    /// </summary>
    BRBCR_EL1 = 144,
    /// <summary>
    /// Branch Record Buffer Control Register (EL1)
    /// </summary>
    BRBCR_EL12 = 145,
    /// <summary>
    /// Branch Record Buffer Control Register (EL2)
    /// </summary>
    BRBCR_EL2 = 146,
    /// <summary>
    /// Branch Record Buffer Function Control Register
    /// </summary>
    BRBFCR_EL1 = 147,
    /// <summary>
    /// Branch Record Buffer ID0 Register
    /// </summary>
    BRBIDR0_EL1 = 148,
    /// <summary>
    /// Branch Record Buffer Information Register 0
    /// </summary>
    BRBINF0_EL1 = 149,
    /// <summary>
    /// Branch Record Buffer Information Register 1
    /// </summary>
    BRBINF1_EL1 = 150,
    /// <summary>
    /// Branch Record Buffer Information Register 10
    /// </summary>
    BRBINF10_EL1 = 151,
    /// <summary>
    /// Branch Record Buffer Information Register 11
    /// </summary>
    BRBINF11_EL1 = 152,
    /// <summary>
    /// Branch Record Buffer Information Register 12
    /// </summary>
    BRBINF12_EL1 = 153,
    /// <summary>
    /// Branch Record Buffer Information Register 13
    /// </summary>
    BRBINF13_EL1 = 154,
    /// <summary>
    /// Branch Record Buffer Information Register 14
    /// </summary>
    BRBINF14_EL1 = 155,
    /// <summary>
    /// Branch Record Buffer Information Register 15
    /// </summary>
    BRBINF15_EL1 = 156,
    /// <summary>
    /// Branch Record Buffer Information Register 16
    /// </summary>
    BRBINF16_EL1 = 157,
    /// <summary>
    /// Branch Record Buffer Information Register 17
    /// </summary>
    BRBINF17_EL1 = 158,
    /// <summary>
    /// Branch Record Buffer Information Register 18
    /// </summary>
    BRBINF18_EL1 = 159,
    /// <summary>
    /// Branch Record Buffer Information Register 19
    /// </summary>
    BRBINF19_EL1 = 160,
    /// <summary>
    /// Branch Record Buffer Information Register 2
    /// </summary>
    BRBINF2_EL1 = 161,
    /// <summary>
    /// Branch Record Buffer Information Register 20
    /// </summary>
    BRBINF20_EL1 = 162,
    /// <summary>
    /// Branch Record Buffer Information Register 21
    /// </summary>
    BRBINF21_EL1 = 163,
    /// <summary>
    /// Branch Record Buffer Information Register 22
    /// </summary>
    BRBINF22_EL1 = 164,
    /// <summary>
    /// Branch Record Buffer Information Register 23
    /// </summary>
    BRBINF23_EL1 = 165,
    /// <summary>
    /// Branch Record Buffer Information Register 24
    /// </summary>
    BRBINF24_EL1 = 166,
    /// <summary>
    /// Branch Record Buffer Information Register 25
    /// </summary>
    BRBINF25_EL1 = 167,
    /// <summary>
    /// Branch Record Buffer Information Register 26
    /// </summary>
    BRBINF26_EL1 = 168,
    /// <summary>
    /// Branch Record Buffer Information Register 27
    /// </summary>
    BRBINF27_EL1 = 169,
    /// <summary>
    /// Branch Record Buffer Information Register 28
    /// </summary>
    BRBINF28_EL1 = 170,
    /// <summary>
    /// Branch Record Buffer Information Register 29
    /// </summary>
    BRBINF29_EL1 = 171,
    /// <summary>
    /// Branch Record Buffer Information Register 3
    /// </summary>
    BRBINF3_EL1 = 172,
    /// <summary>
    /// Branch Record Buffer Information Register 30
    /// </summary>
    BRBINF30_EL1 = 173,
    /// <summary>
    /// Branch Record Buffer Information Register 31
    /// </summary>
    BRBINF31_EL1 = 174,
    /// <summary>
    /// Branch Record Buffer Information Register 4
    /// </summary>
    BRBINF4_EL1 = 175,
    /// <summary>
    /// Branch Record Buffer Information Register 5
    /// </summary>
    BRBINF5_EL1 = 176,
    /// <summary>
    /// Branch Record Buffer Information Register 6
    /// </summary>
    BRBINF6_EL1 = 177,
    /// <summary>
    /// Branch Record Buffer Information Register 7
    /// </summary>
    BRBINF7_EL1 = 178,
    /// <summary>
    /// Branch Record Buffer Information Register 8
    /// </summary>
    BRBINF8_EL1 = 179,
    /// <summary>
    /// Branch Record Buffer Information Register 9
    /// </summary>
    BRBINF9_EL1 = 180,
    /// <summary>
    /// Branch Record Buffer Information Injection Register
    /// </summary>
    BRBINFINJ_EL1 = 181,
    /// <summary>
    /// Branch Record Buffer Source Address Register 0
    /// </summary>
    BRBSRC0_EL1 = 182,
    /// <summary>
    /// Branch Record Buffer Source Address Register 1
    /// </summary>
    BRBSRC1_EL1 = 183,
    /// <summary>
    /// Branch Record Buffer Source Address Register 10
    /// </summary>
    BRBSRC10_EL1 = 184,
    /// <summary>
    /// Branch Record Buffer Source Address Register 11
    /// </summary>
    BRBSRC11_EL1 = 185,
    /// <summary>
    /// Branch Record Buffer Source Address Register 12
    /// </summary>
    BRBSRC12_EL1 = 186,
    /// <summary>
    /// Branch Record Buffer Source Address Register 13
    /// </summary>
    BRBSRC13_EL1 = 187,
    /// <summary>
    /// Branch Record Buffer Source Address Register 14
    /// </summary>
    BRBSRC14_EL1 = 188,
    /// <summary>
    /// Branch Record Buffer Source Address Register 15
    /// </summary>
    BRBSRC15_EL1 = 189,
    /// <summary>
    /// Branch Record Buffer Source Address Register 16
    /// </summary>
    BRBSRC16_EL1 = 190,
    /// <summary>
    /// Branch Record Buffer Source Address Register 17
    /// </summary>
    BRBSRC17_EL1 = 191,
    /// <summary>
    /// Branch Record Buffer Source Address Register 18
    /// </summary>
    BRBSRC18_EL1 = 192,
    /// <summary>
    /// Branch Record Buffer Source Address Register 19
    /// </summary>
    BRBSRC19_EL1 = 193,
    /// <summary>
    /// Branch Record Buffer Source Address Register 2
    /// </summary>
    BRBSRC2_EL1 = 194,
    /// <summary>
    /// Branch Record Buffer Source Address Register 20
    /// </summary>
    BRBSRC20_EL1 = 195,
    /// <summary>
    /// Branch Record Buffer Source Address Register 21
    /// </summary>
    BRBSRC21_EL1 = 196,
    /// <summary>
    /// Branch Record Buffer Source Address Register 22
    /// </summary>
    BRBSRC22_EL1 = 197,
    /// <summary>
    /// Branch Record Buffer Source Address Register 23
    /// </summary>
    BRBSRC23_EL1 = 198,
    /// <summary>
    /// Branch Record Buffer Source Address Register 24
    /// </summary>
    BRBSRC24_EL1 = 199,
    /// <summary>
    /// Branch Record Buffer Source Address Register 25
    /// </summary>
    BRBSRC25_EL1 = 200,
    /// <summary>
    /// Branch Record Buffer Source Address Register 26
    /// </summary>
    BRBSRC26_EL1 = 201,
    /// <summary>
    /// Branch Record Buffer Source Address Register 27
    /// </summary>
    BRBSRC27_EL1 = 202,
    /// <summary>
    /// Branch Record Buffer Source Address Register 28
    /// </summary>
    BRBSRC28_EL1 = 203,
    /// <summary>
    /// Branch Record Buffer Source Address Register 29
    /// </summary>
    BRBSRC29_EL1 = 204,
    /// <summary>
    /// Branch Record Buffer Source Address Register 3
    /// </summary>
    BRBSRC3_EL1 = 205,
    /// <summary>
    /// Branch Record Buffer Source Address Register 30
    /// </summary>
    BRBSRC30_EL1 = 206,
    /// <summary>
    /// Branch Record Buffer Source Address Register 31
    /// </summary>
    BRBSRC31_EL1 = 207,
    /// <summary>
    /// Branch Record Buffer Source Address Register 4
    /// </summary>
    BRBSRC4_EL1 = 208,
    /// <summary>
    /// Branch Record Buffer Source Address Register 5
    /// </summary>
    BRBSRC5_EL1 = 209,
    /// <summary>
    /// Branch Record Buffer Source Address Register 6
    /// </summary>
    BRBSRC6_EL1 = 210,
    /// <summary>
    /// Branch Record Buffer Source Address Register 7
    /// </summary>
    BRBSRC7_EL1 = 211,
    /// <summary>
    /// Branch Record Buffer Source Address Register 8
    /// </summary>
    BRBSRC8_EL1 = 212,
    /// <summary>
    /// Branch Record Buffer Source Address Register 9
    /// </summary>
    BRBSRC9_EL1 = 213,
    /// <summary>
    /// Branch Record Buffer Source Address Injection Register
    /// </summary>
    BRBSRCINJ_EL1 = 214,
    /// <summary>
    /// Branch Record Buffer Target Address Register 0
    /// </summary>
    BRBTGT0_EL1 = 215,
    /// <summary>
    /// Branch Record Buffer Target Address Register 1
    /// </summary>
    BRBTGT1_EL1 = 216,
    /// <summary>
    /// Branch Record Buffer Target Address Register 10
    /// </summary>
    BRBTGT10_EL1 = 217,
    /// <summary>
    /// Branch Record Buffer Target Address Register 11
    /// </summary>
    BRBTGT11_EL1 = 218,
    /// <summary>
    /// Branch Record Buffer Target Address Register 12
    /// </summary>
    BRBTGT12_EL1 = 219,
    /// <summary>
    /// Branch Record Buffer Target Address Register 13
    /// </summary>
    BRBTGT13_EL1 = 220,
    /// <summary>
    /// Branch Record Buffer Target Address Register 14
    /// </summary>
    BRBTGT14_EL1 = 221,
    /// <summary>
    /// Branch Record Buffer Target Address Register 15
    /// </summary>
    BRBTGT15_EL1 = 222,
    /// <summary>
    /// Branch Record Buffer Target Address Register 16
    /// </summary>
    BRBTGT16_EL1 = 223,
    /// <summary>
    /// Branch Record Buffer Target Address Register 17
    /// </summary>
    BRBTGT17_EL1 = 224,
    /// <summary>
    /// Branch Record Buffer Target Address Register 18
    /// </summary>
    BRBTGT18_EL1 = 225,
    /// <summary>
    /// Branch Record Buffer Target Address Register 19
    /// </summary>
    BRBTGT19_EL1 = 226,
    /// <summary>
    /// Branch Record Buffer Target Address Register 2
    /// </summary>
    BRBTGT2_EL1 = 227,
    /// <summary>
    /// Branch Record Buffer Target Address Register 20
    /// </summary>
    BRBTGT20_EL1 = 228,
    /// <summary>
    /// Branch Record Buffer Target Address Register 21
    /// </summary>
    BRBTGT21_EL1 = 229,
    /// <summary>
    /// Branch Record Buffer Target Address Register 22
    /// </summary>
    BRBTGT22_EL1 = 230,
    /// <summary>
    /// Branch Record Buffer Target Address Register 23
    /// </summary>
    BRBTGT23_EL1 = 231,
    /// <summary>
    /// Branch Record Buffer Target Address Register 24
    /// </summary>
    BRBTGT24_EL1 = 232,
    /// <summary>
    /// Branch Record Buffer Target Address Register 25
    /// </summary>
    BRBTGT25_EL1 = 233,
    /// <summary>
    /// Branch Record Buffer Target Address Register 26
    /// </summary>
    BRBTGT26_EL1 = 234,
    /// <summary>
    /// Branch Record Buffer Target Address Register 27
    /// </summary>
    BRBTGT27_EL1 = 235,
    /// <summary>
    /// Branch Record Buffer Target Address Register 28
    /// </summary>
    BRBTGT28_EL1 = 236,
    /// <summary>
    /// Branch Record Buffer Target Address Register 29
    /// </summary>
    BRBTGT29_EL1 = 237,
    /// <summary>
    /// Branch Record Buffer Target Address Register 3
    /// </summary>
    BRBTGT3_EL1 = 238,
    /// <summary>
    /// Branch Record Buffer Target Address Register 30
    /// </summary>
    BRBTGT30_EL1 = 239,
    /// <summary>
    /// Branch Record Buffer Target Address Register 31
    /// </summary>
    BRBTGT31_EL1 = 240,
    /// <summary>
    /// Branch Record Buffer Target Address Register 4
    /// </summary>
    BRBTGT4_EL1 = 241,
    /// <summary>
    /// Branch Record Buffer Target Address Register 5
    /// </summary>
    BRBTGT5_EL1 = 242,
    /// <summary>
    /// Branch Record Buffer Target Address Register 6
    /// </summary>
    BRBTGT6_EL1 = 243,
    /// <summary>
    /// Branch Record Buffer Target Address Register 7
    /// </summary>
    BRBTGT7_EL1 = 244,
    /// <summary>
    /// Branch Record Buffer Target Address Register 8
    /// </summary>
    BRBTGT8_EL1 = 245,
    /// <summary>
    /// Branch Record Buffer Target Address Register 9
    /// </summary>
    BRBTGT9_EL1 = 246,
    /// <summary>
    /// Branch Record Buffer Target Address Injection Register
    /// </summary>
    BRBTGTINJ_EL1 = 247,
    /// <summary>
    /// Branch Record Buffer Timestamp Register
    /// </summary>
    BRBTS_EL1 = 248,
    /// <summary>
    /// Current Cache Size ID Register
    /// </summary>
    CCSIDR_EL1 = 249,
    /// <summary>
    /// Current Cache Size ID Register 2
    /// </summary>
    CCSIDR2_EL1 = 250,
    /// <summary>
    /// Clean of Data and Allocation Tags by Set/Way
    /// </summary>
    CGDSW = 251,
    /// <summary>
    /// Clean of Data and Allocation Tags by VA to PoC
    /// </summary>
    CGDVAC = 252,
    /// <summary>
    /// Clean of Data and Allocation Tags by VA to PoDP
    /// </summary>
    CGDVADP = 253,
    /// <summary>
    /// Clean of Data and Allocation Tags by VA to Outer Cache level
    /// </summary>
    CGDVAOC = 254,
    /// <summary>
    /// Clean of Data and Allocation Tags by VA to PoP
    /// </summary>
    CGDVAP = 255,
    /// <summary>
    /// Clean of Allocation Tags by Set/Way
    /// </summary>
    CGSW = 256,
    /// <summary>
    /// Clean of Allocation Tags by VA to PoC
    /// </summary>
    CGVAC = 257,
    /// <summary>
    /// Clean of Allocation Tags by VA to PoDP
    /// </summary>
    CGVADP = 258,
    /// <summary>
    /// Clean of Allocation Tags by VA to PoP
    /// </summary>
    CGVAP = 259,
    /// <summary>
    /// Clean and invalidate of data and allocation tags by PA to PoE
    /// </summary>
    CIGDPAE = 260,
    /// <summary>
    /// Clean and Invalidate of Data and Allocation Tags by PA to PoPA
    /// </summary>
    CIGDPAPA = 261,
    /// <summary>
    /// Clean and Invalidate of Data and Allocation Tags by Set/Way
    /// </summary>
    CIGDSW = 262,
    /// <summary>
    /// Clean and Invalidate of Data and Allocation Tags by VA to PoC
    /// </summary>
    CIGDVAC = 263,
    /// <summary>
    /// Clean and Invalidate of Data and Allocation Tags by VA to Outer Cache level
    /// </summary>
    CIGDVAOC = 264,
    /// <summary>
    /// Clean and Invalidate of Data and Allocation Tags by VA to PoPS
    /// </summary>
    CIGDVAPS = 265,
    /// <summary>
    /// Clean and Invalidate of Allocation Tags by Set/Way
    /// </summary>
    CIGSW = 266,
    /// <summary>
    /// Clean and Invalidate of Allocation Tags by VA to PoC
    /// </summary>
    CIGVAC = 267,
    /// <summary>
    /// Data or unified Cache line Clean and Invalidate by PA to PoE
    /// </summary>
    CIPAE = 268,
    /// <summary>
    /// Data or unified Cache line Clean and Invalidate by PA to PoPA
    /// </summary>
    CIPAPA = 269,
    /// <summary>
    /// Data or unified Cache line Clean and Invalidate by Set/Way
    /// </summary>
    CISW = 270,
    /// <summary>
    /// Data or unified Cache line Clean and Invalidate by VA to PoC
    /// </summary>
    CIVAC = 271,
    /// <summary>
    /// Data or unified Cache line Clean and Invalidate by VA to Outer Cache level
    /// </summary>
    CIVAOC = 272,
    /// <summary>
    /// Clean and Invalidate of Data by VA to PoPS
    /// </summary>
    CIVAPS = 273,
    /// <summary>
    /// Cache Level ID Register
    /// </summary>
    CLIDR_EL1 = 274,
    /// <summary>
    /// Counter-timer Frequency Register
    /// </summary>
    CNTFRQ_EL0 = 275,
    /// <summary>
    /// Counter-timer Hypervisor Control Register
    /// </summary>
    CNTHCTL_EL2 = 276,
    /// <summary>
    /// Counter-timer Hypervisor Physical Timer Control Register
    /// </summary>
    CNTHP_CTL_EL2 = 277,
    /// <summary>
    /// Counter-timer Physical Timer CompareValue Register (EL2)
    /// </summary>
    CNTHP_CVAL_EL2 = 278,
    /// <summary>
    /// Counter-timer Physical Timer TimerValue Register (EL2)
    /// </summary>
    CNTHP_TVAL_EL2 = 279,
    /// <summary>
    /// Counter-timer Secure Physical Timer Control Register (EL2)
    /// </summary>
    CNTHPS_CTL_EL2 = 280,
    /// <summary>
    /// Counter-timer Secure Physical Timer CompareValue Register (EL2)
    /// </summary>
    CNTHPS_CVAL_EL2 = 281,
    /// <summary>
    /// Counter-timer Secure Physical Timer TimerValue Register (EL2)
    /// </summary>
    CNTHPS_TVAL_EL2 = 282,
    /// <summary>
    /// Counter-timer Virtual Timer Control Register (EL2)
    /// </summary>
    CNTHV_CTL_EL2 = 283,
    /// <summary>
    /// Counter-timer Virtual Timer CompareValue Register (EL2)
    /// </summary>
    CNTHV_CVAL_EL2 = 284,
    /// <summary>
    /// Counter-timer Virtual Timer TimerValue Register (EL2)
    /// </summary>
    CNTHV_TVAL_EL2 = 285,
    /// <summary>
    /// Counter-timer Secure Virtual Timer Control Register (EL2)
    /// </summary>
    CNTHVS_CTL_EL2 = 286,
    /// <summary>
    /// Counter-timer Secure Virtual Timer CompareValue Register (EL2)
    /// </summary>
    CNTHVS_CVAL_EL2 = 287,
    /// <summary>
    /// Counter-timer Secure Virtual Timer TimerValue Register (EL2)
    /// </summary>
    CNTHVS_TVAL_EL2 = 288,
    /// <summary>
    /// Counter-timer Hypervisor Control Register
    /// </summary>
    CNTKCTL_EL1 = 289,
    /// <summary>
    /// Counter-timer Kernel Control Register
    /// </summary>
    CNTKCTL_EL12 = 290,
    /// <summary>
    /// Counter-timer Secure Physical Timer Control Register (EL2)
    /// </summary>
    CNTP_CTL_EL0 = 291,
    /// <summary>
    /// Counter-timer Physical Timer Control Register
    /// </summary>
    CNTP_CTL_EL02 = 292,
    /// <summary>
    /// Counter-timer Secure Physical Timer CompareValue Register (EL2)
    /// </summary>
    CNTP_CVAL_EL0 = 293,
    /// <summary>
    /// Counter-timer Physical Timer CompareValue Register
    /// </summary>
    CNTP_CVAL_EL02 = 294,
    /// <summary>
    /// Counter-timer Secure Physical Timer TimerValue Register (EL2)
    /// </summary>
    CNTP_TVAL_EL0 = 295,
    /// <summary>
    /// Counter-timer Physical Timer TimerValue Register
    /// </summary>
    CNTP_TVAL_EL02 = 296,
    /// <summary>
    /// Counter-timer Physical Count Register
    /// </summary>
    CNTPCT_EL0 = 297,
    /// <summary>
    /// Counter-timer Self-Synchronized Physical Count Register
    /// </summary>
    CNTPCTSS_EL0 = 298,
    /// <summary>
    /// Counter-timer Physical Offset Register
    /// </summary>
    CNTPOFF_EL2 = 299,
    /// <summary>
    /// Counter-timer Physical Secure Timer Control Register
    /// </summary>
    CNTPS_CTL_EL1 = 300,
    /// <summary>
    /// Counter-timer Physical Secure Timer CompareValue Register
    /// </summary>
    CNTPS_CVAL_EL1 = 301,
    /// <summary>
    /// Counter-timer Physical Secure Timer TimerValue Register
    /// </summary>
    CNTPS_TVAL_EL1 = 302,
    /// <summary>
    /// Counter-timer Secure Virtual Timer Control Register (EL2)
    /// </summary>
    CNTV_CTL_EL0 = 303,
    /// <summary>
    /// Counter-timer Virtual Timer Control Register
    /// </summary>
    CNTV_CTL_EL02 = 304,
    /// <summary>
    /// Counter-timer Secure Virtual Timer CompareValue Register (EL2)
    /// </summary>
    CNTV_CVAL_EL0 = 305,
    /// <summary>
    /// Counter-timer Virtual Timer CompareValue Register
    /// </summary>
    CNTV_CVAL_EL02 = 306,
    /// <summary>
    /// Counter-timer Secure Virtual Timer TimerValue Register (EL2)
    /// </summary>
    CNTV_TVAL_EL0 = 307,
    /// <summary>
    /// Counter-timer Virtual Timer TimerValue Register
    /// </summary>
    CNTV_TVAL_EL02 = 308,
    /// <summary>
    /// Counter-timer Virtual Count Register
    /// </summary>
    CNTVCT_EL0 = 309,
    /// <summary>
    /// Counter-timer Self-Synchronized Virtual Count Register
    /// </summary>
    CNTVCTSS_EL0 = 310,
    /// <summary>
    /// Counter-timer Virtual Offset Register
    /// </summary>
    CNTVOFF_EL2 = 311,
    /// <summary>
    /// Context ID Register (EL1)
    /// </summary>
    CONTEXTIDR_EL1 = 312,
    /// <summary>
    /// Context ID Register (EL1)
    /// </summary>
    CONTEXTIDR_EL12 = 313,
    /// <summary>
    /// Context ID Register (EL2)
    /// </summary>
    CONTEXTIDR_EL2 = 314,
    /// <summary>
    /// Architectural Feature Access Control Register
    /// </summary>
    CPACR_EL1 = 315,
    /// <summary>
    /// Architectural Feature Access Control Register
    /// </summary>
    CPACR_EL12 = 316,
    /// <summary>
    /// Architectural Feature Access Control Register
    /// </summary>
    CPACRALIAS_EL1 = 317,
    /// <summary>
    /// Architectural Feature Access Control Masking Register
    /// </summary>
    CPACRMASK_EL1 = 318,
    /// <summary>
    /// Architectural Feature Access Control Masking Register
    /// </summary>
    CPACRMASK_EL12 = 319,
    /// <summary>
    /// Architectural Feature Trap Register (EL2)
    /// </summary>
    CPTR_EL2 = 320,
    /// <summary>
    /// Architectural Feature Trap Register (EL3)
    /// </summary>
    CPTR_EL3 = 321,
    /// <summary>
    /// Architectural Feature Trap Masking Register
    /// </summary>
    CPTRMASK_EL2 = 322,
    /// <summary>
    /// Cache Size Selection Register
    /// </summary>
    CSSELR_EL1 = 323,
    /// <summary>
    /// Data or unified Cache line Clean by Set/Way
    /// </summary>
    CSW = 324,
    /// <summary>
    /// Cache Type Register
    /// </summary>
    CTR_EL0 = 325,
    /// <summary>
    /// Current Exception Level
    /// </summary>
    CurrentEL = 326,
    /// <summary>
    /// Data or unified Cache line Clean by VA to PoC
    /// </summary>
    CVAC = 327,
    /// <summary>
    /// Data or unified Cache line Clean by VA to PoDP
    /// </summary>
    CVADP = 328,
    /// <summary>
    /// Data or unified Cache line Clean by VA to Outer Cache level
    /// </summary>
    CVAOC = 329,
    /// <summary>
    /// Data or unified Cache line Clean by VA to PoP
    /// </summary>
    CVAP = 330,
    /// <summary>
    /// Data or unified Cache line Clean by VA to PoU
    /// </summary>
    CVAU = 331,
    /// <summary>
    /// Domain Access Control Register
    /// </summary>
    DACR32_EL2 = 332,
    /// <summary>
    /// Interrupt Mask Bits
    /// </summary>
    DAIF = 333,
    /// <summary>
    /// Debug Authentication Status Register
    /// </summary>
    DBGAUTHSTATUS_EL1 = 334,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR0_EL1 = 335,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR1_EL1 = 336,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR10_EL1 = 337,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR11_EL1 = 338,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR12_EL1 = 339,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR13_EL1 = 340,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR14_EL1 = 341,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR15_EL1 = 342,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR2_EL1 = 343,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR3_EL1 = 344,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR4_EL1 = 345,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR5_EL1 = 346,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR6_EL1 = 347,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR7_EL1 = 348,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR8_EL1 = 349,
    /// <summary>
    /// Debug Breakpoint Control Registers
    /// </summary>
    DBGBCR9_EL1 = 350,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR0_EL1 = 351,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR1_EL1 = 352,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR10_EL1 = 353,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR11_EL1 = 354,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR12_EL1 = 355,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR13_EL1 = 356,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR14_EL1 = 357,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR15_EL1 = 358,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR2_EL1 = 359,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR3_EL1 = 360,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR4_EL1 = 361,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR5_EL1 = 362,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR6_EL1 = 363,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR7_EL1 = 364,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR8_EL1 = 365,
    /// <summary>
    /// Debug Breakpoint Value Registers
    /// </summary>
    DBGBVR9_EL1 = 366,
    /// <summary>
    /// Debug CLAIM Tag Clear Register
    /// </summary>
    DBGCLAIMCLR_EL1 = 367,
    /// <summary>
    /// Debug CLAIM Tag Set Register
    /// </summary>
    DBGCLAIMSET_EL1 = 368,
    /// <summary>
    /// Debug Data Transfer Register, half-duplex
    /// </summary>
    DBGDTR_EL0 = 369,
    /// <summary>
    /// Debug Data Transfer Register, Receive
    /// </summary>
    DBGDTRRX_EL0 = 370,
    /// <summary>
    /// Debug Data Transfer Register, Transmit
    /// </summary>
    DBGDTRTX_EL0 = 371,
    /// <summary>
    /// Debug Power Control Register
    /// </summary>
    DBGPRCR_EL1 = 372,
    /// <summary>
    /// Debug Vector Catch Register
    /// </summary>
    DBGVCR32_EL2 = 373,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR0_EL1 = 374,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR1_EL1 = 375,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR10_EL1 = 376,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR11_EL1 = 377,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR12_EL1 = 378,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR13_EL1 = 379,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR14_EL1 = 380,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR15_EL1 = 381,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR2_EL1 = 382,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR3_EL1 = 383,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR4_EL1 = 384,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR5_EL1 = 385,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR6_EL1 = 386,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR7_EL1 = 387,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR8_EL1 = 388,
    /// <summary>
    /// Debug Watchpoint Control Registers
    /// </summary>
    DBGWCR9_EL1 = 389,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR0_EL1 = 390,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR1_EL1 = 391,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR10_EL1 = 392,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR11_EL1 = 393,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR12_EL1 = 394,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR13_EL1 = 395,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR14_EL1 = 396,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR15_EL1 = 397,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR2_EL1 = 398,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR3_EL1 = 399,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR4_EL1 = 400,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR5_EL1 = 401,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR6_EL1 = 402,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR7_EL1 = 403,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR8_EL1 = 404,
    /// <summary>
    /// Debug Watchpoint Value Registers
    /// </summary>
    DBGWVR9_EL1 = 405,
    /// <summary>
    /// Data Cache Zero ID Register
    /// </summary>
    DCZID_EL0 = 406,
    /// <summary>
    /// Deferred Interrupt Status Register
    /// </summary>
    DISR_EL1 = 407,
    /// <summary>
    /// Data Independent Timing
    /// </summary>
    DIT = 408,
    /// <summary>
    /// Debug Link Register
    /// </summary>
    DLR_EL0 = 409,
    /// <summary>
    /// Debug Saved Program Status Register
    /// </summary>
    DSPSR_EL0 = 410,
    /// <summary>
    /// Exception Link Register (EL1)
    /// </summary>
    ELR_EL1 = 411,
    /// <summary>
    /// Exception Link Register (EL1)
    /// </summary>
    ELR_EL12 = 412,
    /// <summary>
    /// Exception Link Register (EL1)
    /// </summary>
    ELR_EL2 = 413,
    /// <summary>
    /// Exception Link Register (EL3)
    /// </summary>
    ELR_EL3 = 414,
    /// <summary>
    /// Error Record ID Register
    /// </summary>
    ERRIDR_EL1 = 415,
    /// <summary>
    /// Error Record Select Register
    /// </summary>
    ERRSELR_EL1 = 416,
    /// <summary>
    /// Selected Error Record Address Register
    /// </summary>
    ERXADDR_EL1 = 417,
    /// <summary>
    /// Selected Error Record Control Register
    /// </summary>
    ERXCTLR_EL1 = 418,
    /// <summary>
    /// Selected Error Record Feature Register
    /// </summary>
    ERXFR_EL1 = 419,
    /// <summary>
    /// Selected Error Record Group Status Register
    /// </summary>
    ERXGSR_EL1 = 420,
    /// <summary>
    /// Selected Error Record Miscellaneous Register 0
    /// </summary>
    ERXMISC0_EL1 = 421,
    /// <summary>
    /// Selected Error Record Miscellaneous Register 1
    /// </summary>
    ERXMISC1_EL1 = 422,
    /// <summary>
    /// Selected Error Record Miscellaneous Register 2
    /// </summary>
    ERXMISC2_EL1 = 423,
    /// <summary>
    /// Selected Error Record Miscellaneous Register 3
    /// </summary>
    ERXMISC3_EL1 = 424,
    /// <summary>
    /// Selected Pseudo-fault Generation Countdown Register
    /// </summary>
    ERXPFGCDN_EL1 = 425,
    /// <summary>
    /// Selected Pseudo-fault Generation Control Register
    /// </summary>
    ERXPFGCTL_EL1 = 426,
    /// <summary>
    /// Selected Pseudo-fault Generation Feature Register
    /// </summary>
    ERXPFGF_EL1 = 427,
    /// <summary>
    /// Selected Error Record Primary Status Register
    /// </summary>
    ERXSTATUS_EL1 = 428,
    /// <summary>
    /// Exception Syndrome Register (EL1)
    /// </summary>
    ESR_EL1 = 429,
    /// <summary>
    /// Exception Syndrome Register (EL1)
    /// </summary>
    ESR_EL12 = 430,
    /// <summary>
    /// Exception Syndrome Register (EL1)
    /// </summary>
    ESR_EL2 = 431,
    /// <summary>
    /// Exception Syndrome Register (EL3)
    /// </summary>
    ESR_EL3 = 432,
    /// <summary>
    /// Fault Address Register (EL1)
    /// </summary>
    FAR_EL1 = 433,
    /// <summary>
    /// Fault Address Register (EL1)
    /// </summary>
    FAR_EL12 = 434,
    /// <summary>
    /// Fault Address Register (EL1)
    /// </summary>
    FAR_EL2 = 435,
    /// <summary>
    /// Fault Address Register (EL3)
    /// </summary>
    FAR_EL3 = 436,
    /// <summary>
    /// Fine-Grained Write Traps EL3
    /// </summary>
    FGWTE3_EL3 = 437,
    /// <summary>
    /// Floating-point Control Register
    /// </summary>
    FPCR = 438,
    /// <summary>
    /// Floating-Point Exception Control Register
    /// </summary>
    FPEXC32_EL2 = 439,
    /// <summary>
    /// Floating-point Mode Register
    /// </summary>
    FPMR = 440,
    /// <summary>
    /// Floating-point Status Register
    /// </summary>
    FPSR = 441,
    /// <summary>
    /// Tag Control Register.
    /// </summary>
    GCR_EL1 = 442,
    /// <summary>
    /// Guarded Control Stack Control Register (EL1)
    /// </summary>
    GCSCR_EL1 = 443,
    /// <summary>
    /// Guarded Control Stack Control Register (EL1)
    /// </summary>
    GCSCR_EL12 = 444,
    /// <summary>
    /// Guarded Control Stack Control Register (EL2)
    /// </summary>
    GCSCR_EL2 = 445,
    /// <summary>
    /// Guarded Control Stack Control Register (EL3)
    /// </summary>
    GCSCR_EL3 = 446,
    /// <summary>
    /// Guarded Control Stack Control Register (EL0)
    /// </summary>
    GCSCRE0_EL1 = 447,
    /// <summary>
    /// Guarded Control Stack Pop and Compare exception return record
    /// </summary>
    GCSPOPCX = 448,
    /// <summary>
    /// Guarded Control Stack Pop
    /// </summary>
    GCSPOPM = 449,
    /// <summary>
    /// Guarded Control Stack Pop exception return record
    /// </summary>
    GCSPOPX = 450,
    /// <summary>
    /// Guarded Control Stack Pointer Register (EL0)
    /// </summary>
    GCSPR_EL0 = 451,
    /// <summary>
    /// Guarded Control Stack Pointer Register (EL1)
    /// </summary>
    GCSPR_EL1 = 452,
    /// <summary>
    /// Guarded Control Stack Pointer Register (EL1)
    /// </summary>
    GCSPR_EL12 = 453,
    /// <summary>
    /// Guarded Control Stack Pointer Register (EL2)
    /// </summary>
    GCSPR_EL2 = 454,
    /// <summary>
    /// Guarded Control Stack Pointer Register (EL3)
    /// </summary>
    GCSPR_EL3 = 455,
    /// <summary>
    /// Guarded Control Stack Push
    /// </summary>
    GCSPUSHM = 456,
    /// <summary>
    /// Guarded Control Stack Push exception return record
    /// </summary>
    GCSPUSHX = 457,
    /// <summary>
    /// Guarded Control Stack Switch Stack 1
    /// </summary>
    GCSSS1 = 458,
    /// <summary>
    /// Guarded Control Stack Switch Stack 2
    /// </summary>
    GCSSS2 = 459,
    /// <summary>
    /// Multiple tag transfer ID Register
    /// </summary>
    GMID_EL1 = 460,
    /// <summary>
    /// Granule Protection Check Bypass Window Register (EL3)
    /// </summary>
    GPCBW_EL3 = 461,
    /// <summary>
    /// Granule Protection Check Control Register (EL3)
    /// </summary>
    GPCCR_EL3 = 462,
    /// <summary>
    /// Granule Protection Table Base Register
    /// </summary>
    GPTBR_EL3 = 463,
    /// <summary>
    /// Data Cache set Allocation Tag by VA
    /// </summary>
    GVA = 464,
    /// <summary>
    /// Data Cache set Allocation Tags and Zero by VA
    /// </summary>
    GZVA = 465,
    /// <summary>
    /// Hardware Accelerator for Cleaning Dirty State Base Register
    /// </summary>
    HACDBSBR_EL2 = 466,
    /// <summary>
    /// Hardware Accelerator for Cleaning Dirty State Consumer Register
    /// </summary>
    HACDBSCONS_EL2 = 467,
    /// <summary>
    /// Hypervisor Auxiliary Control Register
    /// </summary>
    HACR_EL2 = 468,
    /// <summary>
    /// Hypervisor Activity Monitors Fine-Grained Read Trap Register
    /// </summary>
    HAFGRTR_EL2 = 469,
    /// <summary>
    /// Hypervisor Configuration Register
    /// </summary>
    HCR_EL2 = 470,
    /// <summary>
    /// Extended Hypervisor Configuration Register
    /// </summary>
    HCRX_EL2 = 471,
    /// <summary>
    /// Hardware Dirty State Tracking Structure Base Register
    /// </summary>
    HDBSSBR_EL2 = 472,
    /// <summary>
    /// Hardware Dirty State Tracking Structure Producer Register
    /// </summary>
    HDBSSPROD_EL2 = 473,
    /// <summary>
    /// Hypervisor Debug Fine-Grained Read Trap Register
    /// </summary>
    HDFGRTR_EL2 = 474,
    /// <summary>
    /// Hypervisor Debug Fine-Grained Read Trap Register 2
    /// </summary>
    HDFGRTR2_EL2 = 475,
    /// <summary>
    /// Hypervisor Debug Fine-Grained Write Trap Register
    /// </summary>
    HDFGWTR_EL2 = 476,
    /// <summary>
    /// Hypervisor Debug Fine-Grained Write Trap Register 2
    /// </summary>
    HDFGWTR2_EL2 = 477,
    /// <summary>
    /// Hypervisor Fine-Grained Instruction Trap Register
    /// </summary>
    HFGITR_EL2 = 478,
    /// <summary>
    /// Hypervisor Fine-Grained Instruction Trap Register 2
    /// </summary>
    HFGITR2_EL2 = 479,
    /// <summary>
    /// Hypervisor Fine-Grained Read Trap Register
    /// </summary>
    HFGRTR_EL2 = 480,
    /// <summary>
    /// Hypervisor Fine-Grained Read Trap Register 2
    /// </summary>
    HFGRTR2_EL2 = 481,
    /// <summary>
    /// Hypervisor Fine-Grained Write Trap Register
    /// </summary>
    HFGWTR_EL2 = 482,
    /// <summary>
    /// Hypervisor Fine-Grained Write Trap Register 2
    /// </summary>
    HFGWTR2_EL2 = 483,
    /// <summary>
    /// Hypervisor IPA Fault Address Register
    /// </summary>
    HPFAR_EL2 = 484,
    /// <summary>
    /// Hypervisor System Trap Register
    /// </summary>
    HSTR_EL2 = 485,
    /// <summary>
    /// Invalidate the Branch Record Buffer
    /// </summary>
    IALL = 486,
    /// <summary>
    /// Instruction Cache Invalidate All to PoU
    /// </summary>
    IALLU = 487,
    /// <summary>
    /// Instruction Cache Invalidate All to PoU, Inner Shareable
    /// </summary>
    IALLUIS = 488,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 0 Registers
    /// </summary>
    ICC_AP0R0_EL1 = 489,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 0 Registers
    /// </summary>
    ICC_AP0R1_EL1 = 490,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 0 Registers
    /// </summary>
    ICC_AP0R2_EL1 = 491,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 0 Registers
    /// </summary>
    ICC_AP0R3_EL1 = 492,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 1 Registers
    /// </summary>
    ICC_AP1R0_EL1 = 493,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 1 Registers
    /// </summary>
    ICC_AP1R1_EL1 = 494,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 1 Registers
    /// </summary>
    ICC_AP1R2_EL1 = 495,
    /// <summary>
    /// Interrupt Controller Active Priorities Group 1 Registers
    /// </summary>
    ICC_AP1R3_EL1 = 496,
    /// <summary>
    /// Interrupt Controller Alias Software Generated Interrupt Group 1 Register
    /// </summary>
    ICC_ASGI1R_EL1 = 497,
    /// <summary>
    /// Interrupt Controller Binary Point Register 0
    /// </summary>
    ICC_BPR0_EL1 = 498,
    /// <summary>
    /// Interrupt Controller Binary Point Register 1
    /// </summary>
    ICC_BPR1_EL1 = 499,
    /// <summary>
    /// Interrupt Controller Control Register (EL1)
    /// </summary>
    ICC_CTLR_EL1 = 500,
    /// <summary>
    /// Interrupt Controller Control Register (EL3)
    /// </summary>
    ICC_CTLR_EL3 = 501,
    /// <summary>
    /// Interrupt Controller Deactivate Interrupt Register
    /// </summary>
    ICC_DIR_EL1 = 502,
    /// <summary>
    /// Interrupt Controller End Of Interrupt Register 0
    /// </summary>
    ICC_EOIR0_EL1 = 503,
    /// <summary>
    /// Interrupt Controller End Of Interrupt Register 1
    /// </summary>
    ICC_EOIR1_EL1 = 504,
    /// <summary>
    /// Interrupt Controller Highest Priority Pending Interrupt Register 0
    /// </summary>
    ICC_HPPIR0_EL1 = 505,
    /// <summary>
    /// Interrupt Controller Highest Priority Pending Interrupt Register 1
    /// </summary>
    ICC_HPPIR1_EL1 = 506,
    /// <summary>
    /// Interrupt Controller Interrupt Acknowledge Register 0
    /// </summary>
    ICC_IAR0_EL1 = 507,
    /// <summary>
    /// Interrupt Controller Interrupt Acknowledge Register 1
    /// </summary>
    ICC_IAR1_EL1 = 508,
    /// <summary>
    /// Interrupt Controller Interrupt Group 0 Enable Register
    /// </summary>
    ICC_IGRPEN0_EL1 = 509,
    /// <summary>
    /// Interrupt Controller Interrupt Group 1 Enable Register
    /// </summary>
    ICC_IGRPEN1_EL1 = 510,
    /// <summary>
    /// Interrupt Controller Interrupt Group 1 Enable Register (EL3)
    /// </summary>
    ICC_IGRPEN1_EL3 = 511,
    /// <summary>
    /// Interrupt Controller Non-maskable Interrupt Acknowledge Register 1
    /// </summary>
    ICC_NMIAR1_EL1 = 512,
    /// <summary>
    /// Interrupt Controller Interrupt Priority Mask Register
    /// </summary>
    ICC_PMR_EL1 = 513,
    /// <summary>
    /// Interrupt Controller Running Priority Register
    /// </summary>
    ICC_RPR_EL1 = 514,
    /// <summary>
    /// Interrupt Controller Software Generated Interrupt Group 0 Register
    /// </summary>
    ICC_SGI0R_EL1 = 515,
    /// <summary>
    /// Interrupt Controller Software Generated Interrupt Group 1 Register
    /// </summary>
    ICC_SGI1R_EL1 = 516,
    /// <summary>
    /// Interrupt Controller System Register Enable Register (EL1)
    /// </summary>
    ICC_SRE_EL1 = 517,
    /// <summary>
    /// Interrupt Controller System Register Enable Register (EL2)
    /// </summary>
    ICC_SRE_EL2 = 518,
    /// <summary>
    /// Interrupt Controller System Register Enable Register (EL3)
    /// </summary>
    ICC_SRE_EL3 = 519,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 0 Registers
    /// </summary>
    ICH_AP0R0_EL2 = 520,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 0 Registers
    /// </summary>
    ICH_AP0R1_EL2 = 521,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 0 Registers
    /// </summary>
    ICH_AP0R2_EL2 = 522,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 0 Registers
    /// </summary>
    ICH_AP0R3_EL2 = 523,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 1 Registers
    /// </summary>
    ICH_AP1R0_EL2 = 524,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 1 Registers
    /// </summary>
    ICH_AP1R1_EL2 = 525,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 1 Registers
    /// </summary>
    ICH_AP1R2_EL2 = 526,
    /// <summary>
    /// Interrupt Controller Hyp Active Priorities Group 1 Registers
    /// </summary>
    ICH_AP1R3_EL2 = 527,
    /// <summary>
    /// Interrupt Controller End of Interrupt Status Register
    /// </summary>
    ICH_EISR_EL2 = 528,
    /// <summary>
    /// Interrupt Controller Empty List Register Status Register
    /// </summary>
    ICH_ELRSR_EL2 = 529,
    /// <summary>
    /// Interrupt Controller Hyp Control Register
    /// </summary>
    ICH_HCR_EL2 = 530,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR0_EL2 = 531,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR1_EL2 = 532,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR10_EL2 = 533,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR11_EL2 = 534,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR12_EL2 = 535,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR13_EL2 = 536,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR14_EL2 = 537,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR15_EL2 = 538,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR2_EL2 = 539,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR3_EL2 = 540,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR4_EL2 = 541,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR5_EL2 = 542,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR6_EL2 = 543,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR7_EL2 = 544,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR8_EL2 = 545,
    /// <summary>
    /// Interrupt Controller List Registers
    /// </summary>
    ICH_LR9_EL2 = 546,
    /// <summary>
    /// Interrupt Controller Maintenance Interrupt State Register
    /// </summary>
    ICH_MISR_EL2 = 547,
    /// <summary>
    /// Interrupt Controller Virtual Machine Control Register
    /// </summary>
    ICH_VMCR_EL2 = 548,
    /// <summary>
    /// Interrupt Controller VGIC Type Register
    /// </summary>
    ICH_VTR_EL2 = 549,
    /// <summary>
    /// AArch64 Auxiliary Feature Register 0
    /// </summary>
    ID_AA64AFR0_EL1 = 550,
    /// <summary>
    /// AArch64 Auxiliary Feature Register 1
    /// </summary>
    ID_AA64AFR1_EL1 = 551,
    /// <summary>
    /// AArch64 Debug Feature Register 0
    /// </summary>
    ID_AA64DFR0_EL1 = 552,
    /// <summary>
    /// AArch64 Debug Feature Register 1
    /// </summary>
    ID_AA64DFR1_EL1 = 553,
    /// <summary>
    /// AArch64 Debug Feature Register 2
    /// </summary>
    ID_AA64DFR2_EL1 = 554,
    /// <summary>
    /// AArch64 Floating-point Feature Register 0
    /// </summary>
    ID_AA64FPFR0_EL1 = 555,
    /// <summary>
    /// AArch64 Instruction Set Attribute Register 0
    /// </summary>
    ID_AA64ISAR0_EL1 = 556,
    /// <summary>
    /// AArch64 Instruction Set Attribute Register 1
    /// </summary>
    ID_AA64ISAR1_EL1 = 557,
    /// <summary>
    /// AArch64 Instruction Set Attribute Register 2
    /// </summary>
    ID_AA64ISAR2_EL1 = 558,
    /// <summary>
    /// AArch64 Instruction Set Attribute Register 3
    /// </summary>
    ID_AA64ISAR3_EL1 = 559,
    /// <summary>
    /// AArch64 Memory Model Feature Register 0
    /// </summary>
    ID_AA64MMFR0_EL1 = 560,
    /// <summary>
    /// AArch64 Memory Model Feature Register 1
    /// </summary>
    ID_AA64MMFR1_EL1 = 561,
    /// <summary>
    /// AArch64 Memory Model Feature Register 2
    /// </summary>
    ID_AA64MMFR2_EL1 = 562,
    /// <summary>
    /// AArch64 Memory Model Feature Register 3
    /// </summary>
    ID_AA64MMFR3_EL1 = 563,
    /// <summary>
    /// AArch64 Memory Model Feature Register 4
    /// </summary>
    ID_AA64MMFR4_EL1 = 564,
    /// <summary>
    /// AArch64 Processor Feature Register 0
    /// </summary>
    ID_AA64PFR0_EL1 = 565,
    /// <summary>
    /// AArch64 Processor Feature Register 1
    /// </summary>
    ID_AA64PFR1_EL1 = 566,
    /// <summary>
    /// AArch64 Processor Feature Register 2
    /// </summary>
    ID_AA64PFR2_EL1 = 567,
    /// <summary>
    /// SME Feature ID Register 0
    /// </summary>
    ID_AA64SMFR0_EL1 = 568,
    /// <summary>
    /// SVE Feature ID Register 0
    /// </summary>
    ID_AA64ZFR0_EL1 = 569,
    /// <summary>
    /// AArch32 Auxiliary Feature Register 0
    /// </summary>
    ID_AFR0_EL1 = 570,
    /// <summary>
    /// AArch32 Debug Feature Register 0
    /// </summary>
    ID_DFR0_EL1 = 571,
    /// <summary>
    /// AArch32 Debug Feature Register 1
    /// </summary>
    ID_DFR1_EL1 = 572,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 0
    /// </summary>
    ID_ISAR0_EL1 = 573,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 1
    /// </summary>
    ID_ISAR1_EL1 = 574,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 2
    /// </summary>
    ID_ISAR2_EL1 = 575,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 3
    /// </summary>
    ID_ISAR3_EL1 = 576,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 4
    /// </summary>
    ID_ISAR4_EL1 = 577,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 5
    /// </summary>
    ID_ISAR5_EL1 = 578,
    /// <summary>
    /// AArch32 Instruction Set Attribute Register 6
    /// </summary>
    ID_ISAR6_EL1 = 579,
    /// <summary>
    /// AArch32 Memory Model Feature Register 0
    /// </summary>
    ID_MMFR0_EL1 = 580,
    /// <summary>
    /// AArch32 Memory Model Feature Register 1
    /// </summary>
    ID_MMFR1_EL1 = 581,
    /// <summary>
    /// AArch32 Memory Model Feature Register 2
    /// </summary>
    ID_MMFR2_EL1 = 582,
    /// <summary>
    /// AArch32 Memory Model Feature Register 3
    /// </summary>
    ID_MMFR3_EL1 = 583,
    /// <summary>
    /// AArch32 Memory Model Feature Register 4
    /// </summary>
    ID_MMFR4_EL1 = 584,
    /// <summary>
    /// AArch32 Memory Model Feature Register 5
    /// </summary>
    ID_MMFR5_EL1 = 585,
    /// <summary>
    /// AArch32 Processor Feature Register 0
    /// </summary>
    ID_PFR0_EL1 = 586,
    /// <summary>
    /// AArch32 Processor Feature Register 1
    /// </summary>
    ID_PFR1_EL1 = 587,
    /// <summary>
    /// AArch32 Processor Feature Register 2
    /// </summary>
    ID_PFR2_EL1 = 588,
    /// <summary>
    /// Instruction Fault Status Register (EL2)
    /// </summary>
    IFSR32_EL2 = 589,
    /// <summary>
    /// Invalidate of Data and Allocation Tags by Set/Way
    /// </summary>
    IGDSW = 590,
    /// <summary>
    /// Invalidate of Data and Allocation Tags by VA to PoC
    /// </summary>
    IGDVAC = 591,
    /// <summary>
    /// Invalidate of Allocation Tags by Set/Way
    /// </summary>
    IGSW = 592,
    /// <summary>
    /// Invalidate of Allocation Tags by VA to PoC
    /// </summary>
    IGVAC = 593,
    /// <summary>
    /// Branch Record Injection into the Branch Record Buffer
    /// </summary>
    INJ = 594,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, EL1
    /// </summary>
    IPAS2E1 = 595,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
    /// </summary>
    IPAS2E1IS = 596,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
    /// </summary>
    IPAS2E1ISNXS = 597,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, EL1
    /// </summary>
    IPAS2E1NXS = 598,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
    /// </summary>
    IPAS2E1OS = 599,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
    /// </summary>
    IPAS2E1OSNXS = 600,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
    /// </summary>
    IPAS2LE1 = 601,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
    /// </summary>
    IPAS2LE1IS = 602,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
    /// </summary>
    IPAS2LE1ISNXS = 603,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
    /// </summary>
    IPAS2LE1NXS = 604,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
    /// </summary>
    IPAS2LE1OS = 605,
    /// <summary>
    /// TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
    /// </summary>
    IPAS2LE1OSNXS = 606,
    /// <summary>
    /// Interrupt Status Register
    /// </summary>
    ISR_EL1 = 607,
    /// <summary>
    /// Data or unified Cache line Invalidate by Set/Way
    /// </summary>
    ISW = 608,
    /// <summary>
    /// Data or unified Cache line Invalidate by VA to PoC
    /// </summary>
    IVAC = 609,
    /// <summary>
    /// Instruction Cache line Invalidate by VA to PoU
    /// </summary>
    IVAU = 610,
    /// <summary>
    /// LORegion Control (EL1)
    /// </summary>
    LORC_EL1 = 611,
    /// <summary>
    /// LORegion End Address (EL1)
    /// </summary>
    LOREA_EL1 = 612,
    /// <summary>
    /// LORegionID (EL1)
    /// </summary>
    LORID_EL1 = 613,
    /// <summary>
    /// LORegion Number (EL1)
    /// </summary>
    LORN_EL1 = 614,
    /// <summary>
    /// LORegion Start Address (EL1)
    /// </summary>
    LORSA_EL1 = 615,
    /// <summary>
    /// Memory Attribute Indirection Register (EL1)
    /// </summary>
    MAIR_EL1 = 616,
    /// <summary>
    /// Memory Attribute Indirection Register (EL1)
    /// </summary>
    MAIR_EL12 = 617,
    /// <summary>
    /// Memory Attribute Indirection Register (EL2)
    /// </summary>
    MAIR_EL2 = 618,
    /// <summary>
    /// Memory Attribute Indirection Register (EL3)
    /// </summary>
    MAIR_EL3 = 619,
    /// <summary>
    /// Extended Memory Attribute Indirection Register (EL1)
    /// </summary>
    MAIR2_EL1 = 620,
    /// <summary>
    /// Extended Memory Attribute Indirection Register (EL1)
    /// </summary>
    MAIR2_EL12 = 621,
    /// <summary>
    /// Extended Memory Attribute Indirection Register (EL2)
    /// </summary>
    MAIR2_EL2 = 622,
    /// <summary>
    /// Extended Memory Attribute Indirection Register (EL3)
    /// </summary>
    MAIR2_EL3 = 623,
    /// <summary>
    /// Monitor DCC Interrupt Enable Register
    /// </summary>
    MDCCINT_EL1 = 624,
    /// <summary>
    /// Monitor DCC Status Register
    /// </summary>
    MDCCSR_EL0 = 625,
    /// <summary>
    /// Monitor Debug Configuration Register (EL2)
    /// </summary>
    MDCR_EL2 = 626,
    /// <summary>
    /// Monitor Debug Configuration Register (EL3)
    /// </summary>
    MDCR_EL3 = 627,
    /// <summary>
    /// Monitor Debug ROM Address Register
    /// </summary>
    MDRAR_EL1 = 628,
    /// <summary>
    /// Monitor Debug System Control Register
    /// </summary>
    MDSCR_EL1 = 629,
    /// <summary>
    /// Breakpoint and Watchpoint Selection Register
    /// </summary>
    MDSELR_EL1 = 630,
    /// <summary>
    /// Monitor Debug Step Opcode Register
    /// </summary>
    MDSTEPOP_EL1 = 631,
    /// <summary>
    /// Alternate MECID for EL2 and EL2&amp;0 translation regimes
    /// </summary>
    MECID_A0_EL2 = 632,
    /// <summary>
    /// Alternate MECID for EL2&amp;0 translation regimes.
    /// </summary>
    MECID_A1_EL2 = 633,
    /// <summary>
    /// Primary MECID for EL2 and EL2&amp;0 translation regimes
    /// </summary>
    MECID_P0_EL2 = 634,
    /// <summary>
    /// Primary MECID for EL2&amp;0 translation regimes
    /// </summary>
    MECID_P1_EL2 = 635,
    /// <summary>
    /// Realm PA space Alternate MECID for EL3 stage 1 translation regime
    /// </summary>
    MECID_RL_A_EL3 = 636,
    /// <summary>
    /// MEC Identification Register
    /// </summary>
    MECIDR_EL2 = 637,
    /// <summary>
    /// Physical Fault Address Register (EL3)
    /// </summary>
    MFAR_EL3 = 638,
    /// <summary>
    /// Main ID Register
    /// </summary>
    MIDR_EL1 = 639,
    /// <summary>
    /// MPAM0 Register (EL1)
    /// </summary>
    MPAM0_EL1 = 640,
    /// <summary>
    /// MPAM1 Register (EL1)
    /// </summary>
    MPAM1_EL1 = 641,
    /// <summary>
    /// MPAM1 Register (EL1)
    /// </summary>
    MPAM1_EL12 = 642,
    /// <summary>
    /// MPAM2 Register (EL2)
    /// </summary>
    MPAM2_EL2 = 643,
    /// <summary>
    /// MPAM3 Register (EL3)
    /// </summary>
    MPAM3_EL3 = 644,
    /// <summary>
    /// MPAM PE-side Maximum-bandwidth Control Register (EL0)
    /// </summary>
    MPAMBW0_EL1 = 645,
    /// <summary>
    /// MPAM PE-side Maximum-bandwidth Control Register (EL1)
    /// </summary>
    MPAMBW1_EL1 = 646,
    /// <summary>
    /// MPAM PE-side Maximum-bandwidth Control Register (EL1)
    /// </summary>
    MPAMBW1_EL12 = 647,
    /// <summary>
    /// MPAM PE-side Maximum-bandwidth Control Register (EL2)
    /// </summary>
    MPAMBW2_EL2 = 648,
    /// <summary>
    /// MPAM PE-side Maximum-bandwidth Control Register (EL3)
    /// </summary>
    MPAMBW3_EL3 = 649,
    /// <summary>
    /// MPAM PE-side Maximum-bandwidth Limit Virtualization Register
    /// </summary>
    MPAMBWCAP_EL2 = 650,
    /// <summary>
    /// MPAM PE-side Bandwidth Controls ID Register
    /// </summary>
    MPAMBWIDR_EL1 = 651,
    /// <summary>
    /// MPAM Streaming Mode Bandwidth Control Register (EL1)
    /// </summary>
    MPAMBWSM_EL1 = 652,
    /// <summary>
    /// MPAM Hypervisor Control Register (EL2)
    /// </summary>
    MPAMHCR_EL2 = 653,
    /// <summary>
    /// MPAM ID Register (EL1)
    /// </summary>
    MPAMIDR_EL1 = 654,
    /// <summary>
    /// MPAM Streaming Mode Register
    /// </summary>
    MPAMSM_EL1 = 655,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 0
    /// </summary>
    MPAMVPM0_EL2 = 656,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 1
    /// </summary>
    MPAMVPM1_EL2 = 657,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 2
    /// </summary>
    MPAMVPM2_EL2 = 658,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 3
    /// </summary>
    MPAMVPM3_EL2 = 659,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 4
    /// </summary>
    MPAMVPM4_EL2 = 660,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 5
    /// </summary>
    MPAMVPM5_EL2 = 661,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 6
    /// </summary>
    MPAMVPM6_EL2 = 662,
    /// <summary>
    /// MPAM Virtual PARTID Mapping Register 7
    /// </summary>
    MPAMVPM7_EL2 = 663,
    /// <summary>
    /// MPAM Virtual Partition Mapping Valid Register
    /// </summary>
    MPAMVPMV_EL2 = 664,
    /// <summary>
    /// Multiprocessor Affinity Register
    /// </summary>
    MPIDR_EL1 = 665,
    /// <summary>
    /// AArch32 Media and VFP Feature Register 0
    /// </summary>
    MVFR0_EL1 = 666,
    /// <summary>
    /// AArch32 Media and VFP Feature Register 1
    /// </summary>
    MVFR1_EL1 = 667,
    /// <summary>
    /// AArch32 Media and VFP Feature Register 2
    /// </summary>
    MVFR2_EL1 = 668,
    /// <summary>
    /// Condition Flags
    /// </summary>
    NZCV = 669,
    /// <summary>
    /// OS Double Lock Register
    /// </summary>
    OSDLR_EL1 = 670,
    /// <summary>
    /// OS Lock Data Transfer Register, Receive
    /// </summary>
    OSDTRRX_EL1 = 671,
    /// <summary>
    /// OS Lock Data Transfer Register, Transmit
    /// </summary>
    OSDTRTX_EL1 = 672,
    /// <summary>
    /// OS Lock Exception Catch Control Register
    /// </summary>
    OSECCR_EL1 = 673,
    /// <summary>
    /// OS Lock Access Register
    /// </summary>
    OSLAR_EL1 = 674,
    /// <summary>
    /// OS Lock Status Register
    /// </summary>
    OSLSR_EL1 = 675,
    /// <summary>
    /// TLB Invalidate GPT Information by PA, All Entries, Local
    /// </summary>
    PAALL = 676,
    /// <summary>
    /// TLB Invalidate GPT Information by PA, All Entries, Outer Shareable
    /// </summary>
    PAALLOS = 677,
    /// <summary>
    /// Privileged Access Never
    /// </summary>
    PAN = 678,
    /// <summary>
    /// Physical Address Register
    /// </summary>
    PAR_EL1 = 679,
    /// <summary>
    /// Physical Fault Address Register (EL1)
    /// </summary>
    PFAR_EL1 = 680,
    /// <summary>
    /// Physical Fault Address Register (EL1)
    /// </summary>
    PFAR_EL12 = 681,
    /// <summary>
    /// Physical Fault Address Register (EL2)
    /// </summary>
    PFAR_EL2 = 682,
    /// <summary>
    /// Permission Indirection Register 1 (EL1)
    /// </summary>
    PIR_EL1 = 683,
    /// <summary>
    /// Permission Indirection Register 1 (EL1)
    /// </summary>
    PIR_EL12 = 684,
    /// <summary>
    /// Permission Indirection Register 2 (EL2)
    /// </summary>
    PIR_EL2 = 685,
    /// <summary>
    ///  Permission Indirection Register 3 (EL3)
    /// </summary>
    PIR_EL3 = 686,
    /// <summary>
    /// Permission Indirection Register 0 (EL1)
    /// </summary>
    PIRE0_EL1 = 687,
    /// <summary>
    /// Permission Indirection Register 0 (EL1)
    /// </summary>
    PIRE0_EL12 = 688,
    /// <summary>
    /// Permission Indirection Register 0 (EL2)
    /// </summary>
    PIRE0_EL2 = 689,
    /// <summary>
    /// Profiling Exception Mask
    /// </summary>
    PM = 690,
    /// <summary>
    /// Profiling Buffer ID Register
    /// </summary>
    PMBIDR_EL1 = 691,
    /// <summary>
    /// Profiling Buffer Limit Address Register
    /// </summary>
    PMBLIMITR_EL1 = 692,
    /// <summary>
    /// Profiling Buffer Memory Attribute Register
    /// </summary>
    PMBMAR_EL1 = 693,
    /// <summary>
    /// Profiling Buffer Write Pointer Register
    /// </summary>
    PMBPTR_EL1 = 694,
    /// <summary>
    /// Profiling Buffer Status/syndrome Register (EL1)
    /// </summary>
    PMBSR_EL1 = 695,
    /// <summary>
    /// Profiling Buffer Status/syndrome Register (EL1)
    /// </summary>
    PMBSR_EL12 = 696,
    /// <summary>
    /// Profiling Buffer Syndrome Register (EL2)
    /// </summary>
    PMBSR_EL2 = 697,
    /// <summary>
    /// Profiling Buffer Syndrome Register (EL3)
    /// </summary>
    PMBSR_EL3 = 698,
    /// <summary>
    /// Performance Monitors Cycle Count Filter Register
    /// </summary>
    PMCCFILTR_EL0 = 699,
    /// <summary>
    /// Performance Monitors Cycle Count Register
    /// </summary>
    PMCCNTR_EL0 = 700,
    /// <summary>
    /// Performance Monitors Cycle Count Saved Value Register
    /// </summary>
    PMCCNTSVR_EL1 = 701,
    /// <summary>
    /// Performance Monitors Common Event Identification Register 0
    /// </summary>
    PMCEID0_EL0 = 702,
    /// <summary>
    /// Performance Monitors Common Event Identification Register 1
    /// </summary>
    PMCEID1_EL0 = 703,
    /// <summary>
    /// Performance Monitors Count Enable Clear Register
    /// </summary>
    PMCNTENCLR_EL0 = 704,
    /// <summary>
    /// Performance Monitors Count Enable Set Register
    /// </summary>
    PMCNTENSET_EL0 = 705,
    /// <summary>
    /// Performance Monitors Control Register
    /// </summary>
    PMCR_EL0 = 706,
    /// <summary>
    /// Performance Monitors Extended Control Register (EL1)
    /// </summary>
    PMECR_EL1 = 707,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR0_EL0 = 708,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR1_EL0 = 709,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR10_EL0 = 710,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR11_EL0 = 711,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR12_EL0 = 712,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR13_EL0 = 713,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR14_EL0 = 714,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR15_EL0 = 715,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR16_EL0 = 716,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR17_EL0 = 717,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR18_EL0 = 718,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR19_EL0 = 719,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR2_EL0 = 720,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR20_EL0 = 721,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR21_EL0 = 722,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR22_EL0 = 723,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR23_EL0 = 724,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR24_EL0 = 725,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR25_EL0 = 726,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR26_EL0 = 727,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR27_EL0 = 728,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR28_EL0 = 729,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR29_EL0 = 730,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR3_EL0 = 731,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR30_EL0 = 732,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR4_EL0 = 733,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR5_EL0 = 734,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR6_EL0 = 735,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR7_EL0 = 736,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR8_EL0 = 737,
    /// <summary>
    /// Performance Monitors Event Count Registers
    /// </summary>
    PMEVCNTR9_EL0 = 738,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR0_EL1 = 739,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR1_EL1 = 740,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR10_EL1 = 741,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR11_EL1 = 742,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR12_EL1 = 743,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR13_EL1 = 744,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR14_EL1 = 745,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR15_EL1 = 746,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR16_EL1 = 747,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR17_EL1 = 748,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR18_EL1 = 749,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR19_EL1 = 750,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR2_EL1 = 751,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR20_EL1 = 752,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR21_EL1 = 753,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR22_EL1 = 754,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR23_EL1 = 755,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR24_EL1 = 756,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR25_EL1 = 757,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR26_EL1 = 758,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR27_EL1 = 759,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR28_EL1 = 760,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR29_EL1 = 761,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR3_EL1 = 762,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR30_EL1 = 763,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR4_EL1 = 764,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR5_EL1 = 765,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR6_EL1 = 766,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR7_EL1 = 767,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR8_EL1 = 768,
    /// <summary>
    /// Performance Monitors Event Count Saved Value Registers
    /// </summary>
    PMEVCNTSVR9_EL1 = 769,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER0_EL0 = 770,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER1_EL0 = 771,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER10_EL0 = 772,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER11_EL0 = 773,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER12_EL0 = 774,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER13_EL0 = 775,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER14_EL0 = 776,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER15_EL0 = 777,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER16_EL0 = 778,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER17_EL0 = 779,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER18_EL0 = 780,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER19_EL0 = 781,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER2_EL0 = 782,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER20_EL0 = 783,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER21_EL0 = 784,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER22_EL0 = 785,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER23_EL0 = 786,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER24_EL0 = 787,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER25_EL0 = 788,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER26_EL0 = 789,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER27_EL0 = 790,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER28_EL0 = 791,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER29_EL0 = 792,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER3_EL0 = 793,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER30_EL0 = 794,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER4_EL0 = 795,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER5_EL0 = 796,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER6_EL0 = 797,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER7_EL0 = 798,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER8_EL0 = 799,
    /// <summary>
    /// Performance Monitors Event Type Registers
    /// </summary>
    PMEVTYPER9_EL0 = 800,
    /// <summary>
    /// Performance Monitors Instruction Address Register
    /// </summary>
    PMIAR_EL1 = 801,
    /// <summary>
    /// Performance Monitors Instruction Counter Filter Register
    /// </summary>
    PMICFILTR_EL0 = 802,
    /// <summary>
    /// Performance Monitors Instruction Counter Register
    /// </summary>
    PMICNTR_EL0 = 803,
    /// <summary>
    /// Performance Monitors Instruction Count Saved Value Register
    /// </summary>
    PMICNTSVR_EL1 = 804,
    /// <summary>
    /// Performance Monitors Interrupt Enable Clear Register
    /// </summary>
    PMINTENCLR_EL1 = 805,
    /// <summary>
    /// Performance Monitors Interrupt Enable Set Register
    /// </summary>
    PMINTENSET_EL1 = 806,
    /// <summary>
    /// Performance Monitors Machine Identification Register
    /// </summary>
    PMMIR_EL1 = 807,
    /// <summary>
    /// Performance Monitors Overflow Flag Status Clear Register
    /// </summary>
    PMOVSCLR_EL0 = 808,
    /// <summary>
    /// Performance Monitors Overflow Flag Status Set Register
    /// </summary>
    PMOVSSET_EL0 = 809,
    /// <summary>
    /// Statistical Profiling Control Register (EL1)
    /// </summary>
    PMSCR_EL1 = 810,
    /// <summary>
    /// Statistical Profiling Control Register (EL1)
    /// </summary>
    PMSCR_EL12 = 811,
    /// <summary>
    /// Statistical Profiling Control Register (EL2)
    /// </summary>
    PMSCR_EL2 = 812,
    /// <summary>
    /// Sampling Data Source Filter Register
    /// </summary>
    PMSDSFR_EL1 = 813,
    /// <summary>
    /// Performance Monitors Event Counter Selection Register
    /// </summary>
    PMSELR_EL0 = 814,
    /// <summary>
    /// Sampling Event Filter Register
    /// </summary>
    PMSEVFR_EL1 = 815,
    /// <summary>
    /// Sampling Filter Control Register
    /// </summary>
    PMSFCR_EL1 = 816,
    /// <summary>
    /// Sampling Interval Counter Register
    /// </summary>
    PMSICR_EL1 = 817,
    /// <summary>
    /// Sampling Profiling ID Register
    /// </summary>
    PMSIDR_EL1 = 818,
    /// <summary>
    /// Sampling Interval Reload Register
    /// </summary>
    PMSIRR_EL1 = 819,
    /// <summary>
    /// Sampling Latency Filter Register
    /// </summary>
    PMSLATFR_EL1 = 820,
    /// <summary>
    /// Sampling Inverted Event Filter Register
    /// </summary>
    PMSNEVFR_EL1 = 821,
    /// <summary>
    /// Performance Monitors Snapshot Status and Capture Register
    /// </summary>
    PMSSCR_EL1 = 822,
    /// <summary>
    /// Performance Monitors Software Increment Register
    /// </summary>
    PMSWINC_EL0 = 823,
    /// <summary>
    /// Performance Monitors User Access Control Register
    /// </summary>
    PMUACR_EL1 = 824,
    /// <summary>
    /// Performance Monitors User Enable Register
    /// </summary>
    PMUSERENR_EL0 = 825,
    /// <summary>
    /// Performance Monitors Selected Event Count Register
    /// </summary>
    PMXEVCNTR_EL0 = 826,
    /// <summary>
    /// Performance Monitors Selected Event Type Register
    /// </summary>
    PMXEVTYPER_EL0 = 827,
    /// <summary>
    /// Performance Monitors Zero with Mask
    /// </summary>
    PMZR_EL0 = 828,
    /// <summary>
    /// Permission Overlay Register 0 (EL0)
    /// </summary>
    POR_EL0 = 829,
    /// <summary>
    /// Permission Overlay Register 1 (EL1)
    /// </summary>
    POR_EL1 = 830,
    /// <summary>
    /// Permission Overlay Register 1 (EL1)
    /// </summary>
    POR_EL12 = 831,
    /// <summary>
    /// Permission Overlay Register 2 (EL2)
    /// </summary>
    POR_EL2 = 832,
    /// <summary>
    /// Permission Overlay Register 3 (EL3)
    /// </summary>
    POR_EL3 = 833,
    /// <summary>
    /// Control Flow Prediction Restriction by Context
    /// </summary>
    RCTX = 834,
    /// <summary>
    /// Read Check Write Instruction Mask (EL1)
    /// </summary>
    RCWMASK_EL1 = 835,
    /// <summary>
    /// Software Read Check Write Instruction Mask (EL1)
    /// </summary>
    RCWSMASK_EL1 = 836,
    /// <summary>
    /// Revision ID Register
    /// </summary>
    REVIDR_EL1 = 837,
    /// <summary>
    /// Random Allocation Tag Seed Register.
    /// </summary>
    RGSR_EL1 = 838,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
    /// </summary>
    RIPAS2E1 = 839,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
    /// </summary>
    RIPAS2E1IS = 840,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
    /// </summary>
    RIPAS2E1ISNXS = 841,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
    /// </summary>
    RIPAS2E1NXS = 842,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
    /// </summary>
    RIPAS2E1OS = 843,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
    /// </summary>
    RIPAS2E1OSNXS = 844,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
    /// </summary>
    RIPAS2LE1 = 845,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
    /// </summary>
    RIPAS2LE1IS = 846,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
    /// </summary>
    RIPAS2LE1ISNXS = 847,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
    /// </summary>
    RIPAS2LE1NXS = 848,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
    /// </summary>
    RIPAS2LE1OS = 849,
    /// <summary>
    /// TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
    /// </summary>
    RIPAS2LE1OSNXS = 850,
    /// <summary>
    /// Reset Management Register (EL1)
    /// </summary>
    RMR_EL1 = 851,
    /// <summary>
    /// Reset Management Register (EL2)
    /// </summary>
    RMR_EL2 = 852,
    /// <summary>
    /// Reset Management Register (EL3)
    /// </summary>
    RMR_EL3 = 853,
    /// <summary>
    /// Random Number
    /// </summary>
    RNDR = 854,
    /// <summary>
    /// Random Number Full Entropy
    /// </summary>
    RNDRRS = 855,
    /// <summary>
    /// TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable
    /// </summary>
    RPALOS = 856,
    /// <summary>
    /// TLB Range Invalidate GPT Information by PA, Outer Shareable
    /// </summary>
    RPAOS = 857,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, EL1
    /// </summary>
    RVAAE1 = 858,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
    /// </summary>
    RVAAE1IS = 859,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
    /// </summary>
    RVAAE1ISNXS = 860,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, EL1
    /// </summary>
    RVAAE1NXS = 861,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable
    /// </summary>
    RVAAE1OS = 862,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable
    /// </summary>
    RVAAE1OSNXS = 863,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, Last level, EL1
    /// </summary>
    RVAALE1 = 864,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
    /// </summary>
    RVAALE1IS = 865,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
    /// </summary>
    RVAALE1ISNXS = 866,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, Last level, EL1
    /// </summary>
    RVAALE1NXS = 867,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
    /// </summary>
    RVAALE1OS = 868,
    /// <summary>
    /// TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
    /// </summary>
    RVAALE1OSNXS = 869,
    /// <summary>
    /// TLB Range Invalidate by VA, EL1
    /// </summary>
    RVAE1 = 870,
    /// <summary>
    /// TLB Range Invalidate by VA, EL1, Inner Shareable
    /// </summary>
    RVAE1IS = 871,
    /// <summary>
    /// TLB Range Invalidate by VA, EL1, Inner Shareable
    /// </summary>
    RVAE1ISNXS = 872,
    /// <summary>
    /// TLB Range Invalidate by VA, EL1
    /// </summary>
    RVAE1NXS = 873,
    /// <summary>
    /// TLB Range Invalidate by VA, EL1, Outer Shareable
    /// </summary>
    RVAE1OS = 874,
    /// <summary>
    /// TLB Range Invalidate by VA, EL1, Outer Shareable
    /// </summary>
    RVAE1OSNXS = 875,
    /// <summary>
    /// TLB Range Invalidate by VA, EL2
    /// </summary>
    RVAE2 = 876,
    /// <summary>
    /// TLB Range Invalidate by VA, EL2, Inner Shareable
    /// </summary>
    RVAE2IS = 877,
    /// <summary>
    /// TLB Range Invalidate by VA, EL2, Inner Shareable
    /// </summary>
    RVAE2ISNXS = 878,
    /// <summary>
    /// TLB Range Invalidate by VA, EL2
    /// </summary>
    RVAE2NXS = 879,
    /// <summary>
    /// TLB Range Invalidate by VA, EL2, Outer Shareable
    /// </summary>
    RVAE2OS = 880,
    /// <summary>
    /// TLB Range Invalidate by VA, EL2, Outer Shareable
    /// </summary>
    RVAE2OSNXS = 881,
    /// <summary>
    /// TLB Range Invalidate by VA, EL3
    /// </summary>
    RVAE3 = 882,
    /// <summary>
    /// TLB Range Invalidate by VA, EL3, Inner Shareable
    /// </summary>
    RVAE3IS = 883,
    /// <summary>
    /// TLB Range Invalidate by VA, EL3, Inner Shareable
    /// </summary>
    RVAE3ISNXS = 884,
    /// <summary>
    /// TLB Range Invalidate by VA, EL3
    /// </summary>
    RVAE3NXS = 885,
    /// <summary>
    /// TLB Range Invalidate by VA, EL3, Outer Shareable
    /// </summary>
    RVAE3OS = 886,
    /// <summary>
    /// TLB Range Invalidate by VA, EL3, Outer Shareable
    /// </summary>
    RVAE3OSNXS = 887,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL1
    /// </summary>
    RVALE1 = 888,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL1, Inner Shareable
    /// </summary>
    RVALE1IS = 889,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL1, Inner Shareable
    /// </summary>
    RVALE1ISNXS = 890,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL1
    /// </summary>
    RVALE1NXS = 891,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL1, Outer Shareable
    /// </summary>
    RVALE1OS = 892,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL1, Outer Shareable
    /// </summary>
    RVALE1OSNXS = 893,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL2
    /// </summary>
    RVALE2 = 894,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL2, Inner Shareable
    /// </summary>
    RVALE2IS = 895,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL2, Inner Shareable
    /// </summary>
    RVALE2ISNXS = 896,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL2
    /// </summary>
    RVALE2NXS = 897,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL2, Outer Shareable
    /// </summary>
    RVALE2OS = 898,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL2, Outer Shareable
    /// </summary>
    RVALE2OSNXS = 899,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL3
    /// </summary>
    RVALE3 = 900,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL3, Inner Shareable
    /// </summary>
    RVALE3IS = 901,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL3, Inner Shareable
    /// </summary>
    RVALE3ISNXS = 902,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL3
    /// </summary>
    RVALE3NXS = 903,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL3, Outer Shareable
    /// </summary>
    RVALE3OS = 904,
    /// <summary>
    /// TLB Range Invalidate by VA, Last level, EL3, Outer Shareable
    /// </summary>
    RVALE3OSNXS = 905,
    /// <summary>
    /// Reset Vector Base Address Register (if EL2 and EL3 not implemented)
    /// </summary>
    RVBAR_EL1 = 906,
    /// <summary>
    /// Reset Vector Base Address Register (if EL3 not implemented)
    /// </summary>
    RVBAR_EL2 = 907,
    /// <summary>
    /// Reset Vector Base Address Register (if EL3 implemented)
    /// </summary>
    RVBAR_EL3 = 908,
    /// <summary>
    /// Address Translate Stages 1 and 2 EL0 Read
    /// </summary>
    S12E0R = 909,
    /// <summary>
    /// Address Translate Stages 1 and 2 EL0 Write
    /// </summary>
    S12E0W = 910,
    /// <summary>
    /// Address Translate Stages 1 and 2 EL1 Read
    /// </summary>
    S12E1R = 911,
    /// <summary>
    /// Address Translate Stages 1 and 2 EL1 Write
    /// </summary>
    S12E1W = 912,
    /// <summary>
    /// Address Translate Stage 1 EL0 Read
    /// </summary>
    S1E0R = 913,
    /// <summary>
    /// Address Translate Stage 1 EL0 Write
    /// </summary>
    S1E0W = 914,
    /// <summary>
    /// Address Translate Stage 1 EL1 Without Permission checks
    /// </summary>
    S1E1A = 915,
    /// <summary>
    /// Address Translate Stage 1 EL1 Read
    /// </summary>
    S1E1R = 916,
    /// <summary>
    /// Address Translate Stage 1 EL1 Read PAN
    /// </summary>
    S1E1RP = 917,
    /// <summary>
    /// Address Translate Stage 1 EL1 Write
    /// </summary>
    S1E1W = 918,
    /// <summary>
    /// Address Translate Stage 1 EL1 Write PAN
    /// </summary>
    S1E1WP = 919,
    /// <summary>
    /// Address Translate Stage 1 EL2 Without Permission checks
    /// </summary>
    S1E2A = 920,
    /// <summary>
    /// Address Translate Stage 1 EL2 Read
    /// </summary>
    S1E2R = 921,
    /// <summary>
    /// Address Translate Stage 1 EL2 Write
    /// </summary>
    S1E2W = 922,
    /// <summary>
    /// Address Translate Stage 1 EL3 Without Permission checks
    /// </summary>
    S1E3A = 923,
    /// <summary>
    /// Address Translate Stage 1 EL3 Read
    /// </summary>
    S1E3R = 924,
    /// <summary>
    /// Address Translate Stage 1 EL3 Write
    /// </summary>
    S1E3W = 925,
    /// <summary>
    /// Stage 2 Permission Indirection Register (EL2)
    /// </summary>
    S2PIR_EL2 = 926,
    /// <summary>
    /// Stage 2 Permission Overlay Register (EL1)
    /// </summary>
    S2POR_EL1 = 927,
    /// <summary>
    /// Secure Configuration Register
    /// </summary>
    SCR_EL3 = 928,
    /// <summary>
    /// System Control Register (EL1)
    /// </summary>
    SCTLR_EL1 = 929,
    /// <summary>
    /// System Control Register (EL1)
    /// </summary>
    SCTLR_EL12 = 930,
    /// <summary>
    /// System Control Register (EL2)
    /// </summary>
    SCTLR_EL2 = 931,
    /// <summary>
    /// System Control Register (EL3)
    /// </summary>
    SCTLR_EL3 = 932,
    /// <summary>
    /// System Control Register (EL1)
    /// </summary>
    SCTLR2_EL1 = 933,
    /// <summary>
    /// System Control Register (EL1)
    /// </summary>
    SCTLR2_EL12 = 934,
    /// <summary>
    /// System Control Register (EL2)
    /// </summary>
    SCTLR2_EL2 = 935,
    /// <summary>
    /// System Control Register (EL3)
    /// </summary>
    SCTLR2_EL3 = 936,
    /// <summary>
    /// System Control Register (EL1)
    /// </summary>
    SCTLR2ALIAS_EL1 = 937,
    /// <summary>
    /// Extended System Control Masking Register (EL1)
    /// </summary>
    SCTLR2MASK_EL1 = 938,
    /// <summary>
    /// Extended System Control Masking Register (EL1)
    /// </summary>
    SCTLR2MASK_EL12 = 939,
    /// <summary>
    /// Extended System Control Masking Register (EL2)
    /// </summary>
    SCTLR2MASK_EL2 = 940,
    /// <summary>
    /// System Control Register (EL1)
    /// </summary>
    SCTLRALIAS_EL1 = 941,
    /// <summary>
    /// System Control Masking Register (EL1)
    /// </summary>
    SCTLRMASK_EL1 = 942,
    /// <summary>
    /// System Control Masking Register (EL1)
    /// </summary>
    SCTLRMASK_EL12 = 943,
    /// <summary>
    /// System Control Masking Register (EL2)
    /// </summary>
    SCTLRMASK_EL2 = 944,
    /// <summary>
    /// EL0 Read/Write Software Context Number
    /// </summary>
    SCXTNUM_EL0 = 945,
    /// <summary>
    /// EL1 Read/Write Software Context Number
    /// </summary>
    SCXTNUM_EL1 = 946,
    /// <summary>
    /// EL1 Read/Write Software Context Number
    /// </summary>
    SCXTNUM_EL12 = 947,
    /// <summary>
    /// EL2 Read/Write Software Context Number
    /// </summary>
    SCXTNUM_EL2 = 948,
    /// <summary>
    /// EL3 Read/Write Software Context Number
    /// </summary>
    SCXTNUM_EL3 = 949,
    /// <summary>
    /// AArch32 Secure Debug Enable Register
    /// </summary>
    SDER32_EL2 = 950,
    /// <summary>
    /// AArch32 Secure Debug Enable Register
    /// </summary>
    SDER32_EL3 = 951,
    /// <summary>
    /// SME Control Register (EL1)
    /// </summary>
    SMCR_EL1 = 952,
    /// <summary>
    /// SME Control Register (EL1)
    /// </summary>
    SMCR_EL12 = 953,
    /// <summary>
    /// SME Control Register (EL2)
    /// </summary>
    SMCR_EL2 = 954,
    /// <summary>
    /// SME Control Register (EL3)
    /// </summary>
    SMCR_EL3 = 955,
    /// <summary>
    /// Streaming Mode Identification Register
    /// </summary>
    SMIDR_EL1 = 956,
    /// <summary>
    /// Streaming Mode Priority Register
    /// </summary>
    SMPRI_EL1 = 957,
    /// <summary>
    /// Streaming Mode Priority Mapping Register
    /// </summary>
    SMPRIMAP_EL2 = 958,
    /// <summary>
    /// Stack Pointer (EL0)
    /// </summary>
    SP_EL0 = 959,
    /// <summary>
    /// Stack Pointer (EL1)
    /// </summary>
    SP_EL1 = 960,
    /// <summary>
    /// Stack Pointer (EL2)
    /// </summary>
    SP_EL2 = 961,
    /// <summary>
    /// System Performance Monitors Access Register (EL1)
    /// </summary>
    SPMACCESSR_EL1 = 962,
    /// <summary>
    /// System Performance Monitors Access Register (EL1)
    /// </summary>
    SPMACCESSR_EL12 = 963,
    /// <summary>
    /// System Performance Monitors Access Register (EL2)
    /// </summary>
    SPMACCESSR_EL2 = 964,
    /// <summary>
    /// System Performance Monitors Access Register (EL3)
    /// </summary>
    SPMACCESSR_EL3 = 965,
    /// <summary>
    /// System Performance Monitors Configuration Register
    /// </summary>
    SPMCFGR_EL1 = 966,
    /// <summary>
    /// System PMU Counter Group Configuration Registers
    /// </summary>
    SPMCGCR0_EL1 = 967,
    /// <summary>
    /// System PMU Counter Group Configuration Registers
    /// </summary>
    SPMCGCR1_EL1 = 968,
    /// <summary>
    /// System Performance Monitors Count Enable Clear Register
    /// </summary>
    SPMCNTENCLR_EL0 = 969,
    /// <summary>
    /// System Performance Monitors Count Enable Set Register
    /// </summary>
    SPMCNTENSET_EL0 = 970,
    /// <summary>
    /// System Performance Monitor Control Register
    /// </summary>
    SPMCR_EL0 = 971,
    /// <summary>
    /// System Performance Monitors Device Affinity Register
    /// </summary>
    SPMDEVAFF_EL1 = 972,
    /// <summary>
    /// System Performance Monitors Device Architecture Register
    /// </summary>
    SPMDEVARCH_EL1 = 973,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR0_EL0 = 974,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR1_EL0 = 975,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR10_EL0 = 976,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR11_EL0 = 977,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR12_EL0 = 978,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR13_EL0 = 979,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR14_EL0 = 980,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR15_EL0 = 981,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR2_EL0 = 982,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR3_EL0 = 983,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR4_EL0 = 984,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR5_EL0 = 985,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR6_EL0 = 986,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR7_EL0 = 987,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR8_EL0 = 988,
    /// <summary>
    /// System Performance Monitors Event Count Register
    /// </summary>
    SPMEVCNTR9_EL0 = 989,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R0_EL0 = 990,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R1_EL0 = 991,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R10_EL0 = 992,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R11_EL0 = 993,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R12_EL0 = 994,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R13_EL0 = 995,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R14_EL0 = 996,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R15_EL0 = 997,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R2_EL0 = 998,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R3_EL0 = 999,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R4_EL0 = 1000,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R5_EL0 = 1001,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R6_EL0 = 1002,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R7_EL0 = 1003,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R8_EL0 = 1004,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register 2
    /// </summary>
    SPMEVFILT2R9_EL0 = 1005,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR0_EL0 = 1006,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR1_EL0 = 1007,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR10_EL0 = 1008,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR11_EL0 = 1009,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR12_EL0 = 1010,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR13_EL0 = 1011,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR14_EL0 = 1012,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR15_EL0 = 1013,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR2_EL0 = 1014,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR3_EL0 = 1015,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR4_EL0 = 1016,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR5_EL0 = 1017,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR6_EL0 = 1018,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR7_EL0 = 1019,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR8_EL0 = 1020,
    /// <summary>
    /// System Performance Monitors Event Filter Control Register
    /// </summary>
    SPMEVFILTR9_EL0 = 1021,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER0_EL0 = 1022,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER1_EL0 = 1023,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER10_EL0 = 1024,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER11_EL0 = 1025,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER12_EL0 = 1026,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER13_EL0 = 1027,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER14_EL0 = 1028,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER15_EL0 = 1029,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER2_EL0 = 1030,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER3_EL0 = 1031,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER4_EL0 = 1032,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER5_EL0 = 1033,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER6_EL0 = 1034,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER7_EL0 = 1035,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER8_EL0 = 1036,
    /// <summary>
    /// System Performance Monitors Event Type Register
    /// </summary>
    SPMEVTYPER9_EL0 = 1037,
    /// <summary>
    /// System PMU Implementation Identification Register
    /// </summary>
    SPMIIDR_EL1 = 1038,
    /// <summary>
    /// System Performance Monitors Interrupt Enable Clear Register
    /// </summary>
    SPMINTENCLR_EL1 = 1039,
    /// <summary>
    /// System Performance Monitors Interrupt Enable Set Register
    /// </summary>
    SPMINTENSET_EL1 = 1040,
    /// <summary>
    /// System Performance Monitors Overflow Flag Status Clear Register
    /// </summary>
    SPMOVSCLR_EL0 = 1041,
    /// <summary>
    /// System Performance Monitors Overflow Flag Status Set Register
    /// </summary>
    SPMOVSSET_EL0 = 1042,
    /// <summary>
    /// System Performance Monitors Root and Realm Control Register
    /// </summary>
    SPMROOTCR_EL3 = 1043,
    /// <summary>
    /// System Performance Monitors Secure Control Register
    /// </summary>
    SPMSCR_EL1 = 1044,
    /// <summary>
    /// System Performance Monitors Select Register
    /// </summary>
    SPMSELR_EL0 = 1045,
    /// <summary>
    /// System Performance Monitors Zero with Mask
    /// </summary>
    SPMZR_EL0 = 1046,
    /// <summary>
    /// Stack Pointer Select
    /// </summary>
    SPSel = 1047,
    /// <summary>
    /// Saved Program Status Register (Abort mode)
    /// </summary>
    SPSR_abt = 1048,
    /// <summary>
    /// Saved Program Status Register (EL1)
    /// </summary>
    SPSR_EL1 = 1049,
    /// <summary>
    /// Saved Program Status Register (EL1)
    /// </summary>
    SPSR_EL12 = 1050,
    /// <summary>
    /// Saved Program Status Register (EL1)
    /// </summary>
    SPSR_EL2 = 1051,
    /// <summary>
    /// Saved Program Status Register (EL3)
    /// </summary>
    SPSR_EL3 = 1052,
    /// <summary>
    /// Saved Program Status Register (FIQ mode)
    /// </summary>
    SPSR_fiq = 1053,
    /// <summary>
    /// Saved Program Status Register (IRQ mode)
    /// </summary>
    SPSR_irq = 1054,
    /// <summary>
    /// Saved Program Status Register (Undefined mode)
    /// </summary>
    SPSR_und = 1055,
    /// <summary>
    /// Speculative Store Bypass Safe
    /// </summary>
    SSBS = 1056,
    /// <summary>
    /// Streaming Vector Control Register
    /// </summary>
    SVCR = 1057,
    /// <summary>
    /// Tag Check Override
    /// </summary>
    TCO = 1058,
    /// <summary>
    /// Translation Control Register (EL1)
    /// </summary>
    TCR_EL1 = 1059,
    /// <summary>
    /// Translation Control Register (EL1)
    /// </summary>
    TCR_EL12 = 1060,
    /// <summary>
    /// Translation Control Register (EL2)
    /// </summary>
    TCR_EL2 = 1061,
    /// <summary>
    /// Translation Control Register (EL3)
    /// </summary>
    TCR_EL3 = 1062,
    /// <summary>
    /// Extended Translation Control Register (EL1)
    /// </summary>
    TCR2_EL1 = 1063,
    /// <summary>
    /// Extended Translation Control Register (EL1)
    /// </summary>
    TCR2_EL12 = 1064,
    /// <summary>
    /// Extended Translation Control Register (EL2)
    /// </summary>
    TCR2_EL2 = 1065,
    /// <summary>
    /// Extended Translation Control Register (EL1)
    /// </summary>
    TCR2ALIAS_EL1 = 1066,
    /// <summary>
    /// Extended Translation Control Masking Register (EL1)
    /// </summary>
    TCR2MASK_EL1 = 1067,
    /// <summary>
    /// Extended Translation Control Masking Register (EL1)
    /// </summary>
    TCR2MASK_EL12 = 1068,
    /// <summary>
    /// Extended Translation Control Masking Register (EL2)
    /// </summary>
    TCR2MASK_EL2 = 1069,
    /// <summary>
    /// Translation Control Register (EL1)
    /// </summary>
    TCRALIAS_EL1 = 1070,
    /// <summary>
    /// Translation Control Masking Register (EL1)
    /// </summary>
    TCRMASK_EL1 = 1071,
    /// <summary>
    /// Translation Control Masking Register (EL1)
    /// </summary>
    TCRMASK_EL12 = 1072,
    /// <summary>
    /// Translation Control Masking Register (EL2)
    /// </summary>
    TCRMASK_EL2 = 1073,
    /// <summary>
    /// Tag Fault Status Register (EL1)
    /// </summary>
    TFSR_EL1 = 1074,
    /// <summary>
    /// Tag Fault Status Register (EL1)
    /// </summary>
    TFSR_EL12 = 1075,
    /// <summary>
    /// Tag Fault Status Register (EL1)
    /// </summary>
    TFSR_EL2 = 1076,
    /// <summary>
    /// Tag Fault Status Register (EL3)
    /// </summary>
    TFSR_EL3 = 1077,
    /// <summary>
    /// Tag Fault Status Register (EL0).
    /// </summary>
    TFSRE0_EL1 = 1078,
    /// <summary>
    /// EL0 Read/Write Software Thread ID Register
    /// </summary>
    TPIDR_EL0 = 1079,
    /// <summary>
    /// EL1 Software Thread ID Register
    /// </summary>
    TPIDR_EL1 = 1080,
    /// <summary>
    /// EL2 Software Thread ID Register
    /// </summary>
    TPIDR_EL2 = 1081,
    /// <summary>
    /// EL3 Software Thread ID Register
    /// </summary>
    TPIDR_EL3 = 1082,
    /// <summary>
    /// EL0 Read/Write Software Thread ID Register 2
    /// </summary>
    TPIDR2_EL0 = 1083,
    /// <summary>
    /// EL0 Read-Only Software Thread ID Register
    /// </summary>
    TPIDRRO_EL0 = 1084,
    /// <summary>
    /// Trace Buffer Base Address Register
    /// </summary>
    TRBBASER_EL1 = 1085,
    /// <summary>
    /// Trace Buffer ID Register
    /// </summary>
    TRBIDR_EL1 = 1086,
    /// <summary>
    /// Trace Buffer Limit Address Register
    /// </summary>
    TRBLIMITR_EL1 = 1087,
    /// <summary>
    /// Trace Buffer Memory Attribute Register
    /// </summary>
    TRBMAR_EL1 = 1088,
    /// <summary>
    /// Trace Buffer MPAM Configuration Register
    /// </summary>
    TRBMPAM_EL1 = 1089,
    /// <summary>
    /// Trace Buffer Write Pointer Register
    /// </summary>
    TRBPTR_EL1 = 1090,
    /// <summary>
    /// Trace Buffer Status/syndrome Register (EL1)
    /// </summary>
    TRBSR_EL1 = 1091,
    /// <summary>
    /// Trace Buffer Status/syndrome Register (EL1)
    /// </summary>
    TRBSR_EL12 = 1092,
    /// <summary>
    /// Trace Buffer Syndrome Register (EL2)
    /// </summary>
    TRBSR_EL2 = 1093,
    /// <summary>
    /// Trace Buffer Syndrome Register (EL3)
    /// </summary>
    TRBSR_EL3 = 1094,
    /// <summary>
    /// Trace Buffer Trigger Counter Register
    /// </summary>
    TRBTRG_EL1 = 1095,
    /// <summary>
    /// Trace Address Comparator Access Type Register 0
    /// </summary>
    TRCACATR0 = 1096,
    /// <summary>
    /// Trace Address Comparator Access Type Register 1
    /// </summary>
    TRCACATR1 = 1097,
    /// <summary>
    /// Trace Address Comparator Access Type Register 10
    /// </summary>
    TRCACATR10 = 1098,
    /// <summary>
    /// Trace Address Comparator Access Type Register 11
    /// </summary>
    TRCACATR11 = 1099,
    /// <summary>
    /// Trace Address Comparator Access Type Register 12
    /// </summary>
    TRCACATR12 = 1100,
    /// <summary>
    /// Trace Address Comparator Access Type Register 13
    /// </summary>
    TRCACATR13 = 1101,
    /// <summary>
    /// Trace Address Comparator Access Type Register 14
    /// </summary>
    TRCACATR14 = 1102,
    /// <summary>
    /// Trace Address Comparator Access Type Register 15
    /// </summary>
    TRCACATR15 = 1103,
    /// <summary>
    /// Trace Address Comparator Access Type Register 2
    /// </summary>
    TRCACATR2 = 1104,
    /// <summary>
    /// Trace Address Comparator Access Type Register 3
    /// </summary>
    TRCACATR3 = 1105,
    /// <summary>
    /// Trace Address Comparator Access Type Register 4
    /// </summary>
    TRCACATR4 = 1106,
    /// <summary>
    /// Trace Address Comparator Access Type Register 5
    /// </summary>
    TRCACATR5 = 1107,
    /// <summary>
    /// Trace Address Comparator Access Type Register 6
    /// </summary>
    TRCACATR6 = 1108,
    /// <summary>
    /// Trace Address Comparator Access Type Register 7
    /// </summary>
    TRCACATR7 = 1109,
    /// <summary>
    /// Trace Address Comparator Access Type Register 8
    /// </summary>
    TRCACATR8 = 1110,
    /// <summary>
    /// Trace Address Comparator Access Type Register 9
    /// </summary>
    TRCACATR9 = 1111,
    /// <summary>
    /// Trace Address Comparator Value Register 0
    /// </summary>
    TRCACVR0 = 1112,
    /// <summary>
    /// Trace Address Comparator Value Register 1
    /// </summary>
    TRCACVR1 = 1113,
    /// <summary>
    /// Trace Address Comparator Value Register 10
    /// </summary>
    TRCACVR10 = 1114,
    /// <summary>
    /// Trace Address Comparator Value Register 11
    /// </summary>
    TRCACVR11 = 1115,
    /// <summary>
    /// Trace Address Comparator Value Register 12
    /// </summary>
    TRCACVR12 = 1116,
    /// <summary>
    /// Trace Address Comparator Value Register 13
    /// </summary>
    TRCACVR13 = 1117,
    /// <summary>
    /// Trace Address Comparator Value Register 14
    /// </summary>
    TRCACVR14 = 1118,
    /// <summary>
    /// Trace Address Comparator Value Register 15
    /// </summary>
    TRCACVR15 = 1119,
    /// <summary>
    /// Trace Address Comparator Value Register 2
    /// </summary>
    TRCACVR2 = 1120,
    /// <summary>
    /// Trace Address Comparator Value Register 3
    /// </summary>
    TRCACVR3 = 1121,
    /// <summary>
    /// Trace Address Comparator Value Register 4
    /// </summary>
    TRCACVR4 = 1122,
    /// <summary>
    /// Trace Address Comparator Value Register 5
    /// </summary>
    TRCACVR5 = 1123,
    /// <summary>
    /// Trace Address Comparator Value Register 6
    /// </summary>
    TRCACVR6 = 1124,
    /// <summary>
    /// Trace Address Comparator Value Register 7
    /// </summary>
    TRCACVR7 = 1125,
    /// <summary>
    /// Trace Address Comparator Value Register 8
    /// </summary>
    TRCACVR8 = 1126,
    /// <summary>
    /// Trace Address Comparator Value Register 9
    /// </summary>
    TRCACVR9 = 1127,
    /// <summary>
    /// Trace Authentication Status Register
    /// </summary>
    TRCAUTHSTATUS = 1128,
    /// <summary>
    /// Trace Auxiliary Control Register
    /// </summary>
    TRCAUXCTLR = 1129,
    /// <summary>
    /// Trace Branch Broadcast Control Register
    /// </summary>
    TRCBBCTLR = 1130,
    /// <summary>
    /// Trace Cycle Count Control Register
    /// </summary>
    TRCCCCTLR = 1131,
    /// <summary>
    /// Trace Context Identifier Comparator Control Register 0
    /// </summary>
    TRCCIDCCTLR0 = 1132,
    /// <summary>
    /// Trace Context Identifier Comparator Control Register 1
    /// </summary>
    TRCCIDCCTLR1 = 1133,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 0
    /// </summary>
    TRCCIDCVR0 = 1134,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 1
    /// </summary>
    TRCCIDCVR1 = 1135,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 2
    /// </summary>
    TRCCIDCVR2 = 1136,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 3
    /// </summary>
    TRCCIDCVR3 = 1137,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 4
    /// </summary>
    TRCCIDCVR4 = 1138,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 5
    /// </summary>
    TRCCIDCVR5 = 1139,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 6
    /// </summary>
    TRCCIDCVR6 = 1140,
    /// <summary>
    /// Trace Context Identifier Comparator Value Registers 7
    /// </summary>
    TRCCIDCVR7 = 1141,
    /// <summary>
    /// Trace Claim Tag Clear Register
    /// </summary>
    TRCCLAIMCLR = 1142,
    /// <summary>
    /// Trace Claim Tag Set Register
    /// </summary>
    TRCCLAIMSET = 1143,
    /// <summary>
    /// Trace Counter Control Register 0
    /// </summary>
    TRCCNTCTLR0 = 1144,
    /// <summary>
    /// Trace Counter Control Register 1
    /// </summary>
    TRCCNTCTLR1 = 1145,
    /// <summary>
    /// Trace Counter Control Register 2
    /// </summary>
    TRCCNTCTLR2 = 1146,
    /// <summary>
    /// Trace Counter Control Register 3
    /// </summary>
    TRCCNTCTLR3 = 1147,
    /// <summary>
    /// Trace Counter Reload Value Register 0
    /// </summary>
    TRCCNTRLDVR0 = 1148,
    /// <summary>
    /// Trace Counter Reload Value Register 1
    /// </summary>
    TRCCNTRLDVR1 = 1149,
    /// <summary>
    /// Trace Counter Reload Value Register 2
    /// </summary>
    TRCCNTRLDVR2 = 1150,
    /// <summary>
    /// Trace Counter Reload Value Register 3
    /// </summary>
    TRCCNTRLDVR3 = 1151,
    /// <summary>
    /// Trace Counter Value Register 0
    /// </summary>
    TRCCNTVR0 = 1152,
    /// <summary>
    /// Trace Counter Value Register 1
    /// </summary>
    TRCCNTVR1 = 1153,
    /// <summary>
    /// Trace Counter Value Register 2
    /// </summary>
    TRCCNTVR2 = 1154,
    /// <summary>
    /// Trace Counter Value Register 3
    /// </summary>
    TRCCNTVR3 = 1155,
    /// <summary>
    /// Trace Configuration Register
    /// </summary>
    TRCCONFIGR = 1156,
    /// <summary>
    /// Trace Device Architecture Register
    /// </summary>
    TRCDEVARCH = 1157,
    /// <summary>
    /// Trace Device Configuration Register
    /// </summary>
    TRCDEVID = 1158,
    /// <summary>
    /// Trace Event Control 0 Register
    /// </summary>
    TRCEVENTCTL0R = 1159,
    /// <summary>
    /// Trace Event Control 1 Register
    /// </summary>
    TRCEVENTCTL1R = 1160,
    /// <summary>
    /// Trace External Input Select Register 0
    /// </summary>
    TRCEXTINSELR0 = 1161,
    /// <summary>
    /// Trace External Input Select Register 1
    /// </summary>
    TRCEXTINSELR1 = 1162,
    /// <summary>
    /// Trace External Input Select Register 2
    /// </summary>
    TRCEXTINSELR2 = 1163,
    /// <summary>
    /// Trace External Input Select Register 3
    /// </summary>
    TRCEXTINSELR3 = 1164,
    /// <summary>
    /// Trace ID Register 0
    /// </summary>
    TRCIDR0 = 1165,
    /// <summary>
    /// Trace ID Register 1
    /// </summary>
    TRCIDR1 = 1166,
    /// <summary>
    /// Trace ID Register 10
    /// </summary>
    TRCIDR10 = 1167,
    /// <summary>
    /// Trace ID Register 11
    /// </summary>
    TRCIDR11 = 1168,
    /// <summary>
    /// Trace ID Register 12
    /// </summary>
    TRCIDR12 = 1169,
    /// <summary>
    /// Trace ID Register 13
    /// </summary>
    TRCIDR13 = 1170,
    /// <summary>
    /// Trace ID Register 2
    /// </summary>
    TRCIDR2 = 1171,
    /// <summary>
    /// Trace ID Register 3
    /// </summary>
    TRCIDR3 = 1172,
    /// <summary>
    /// Trace ID Register 4
    /// </summary>
    TRCIDR4 = 1173,
    /// <summary>
    /// Trace ID Register 5
    /// </summary>
    TRCIDR5 = 1174,
    /// <summary>
    /// Trace ID Register 6
    /// </summary>
    TRCIDR6 = 1175,
    /// <summary>
    /// Trace ID Register 7
    /// </summary>
    TRCIDR7 = 1176,
    /// <summary>
    /// Trace ID Register 8
    /// </summary>
    TRCIDR8 = 1177,
    /// <summary>
    /// Trace ID Register 9
    /// </summary>
    TRCIDR9 = 1178,
    /// <summary>
    /// Trace IMP DEF Register 0
    /// </summary>
    TRCIMSPEC0 = 1179,
    /// <summary>
    /// Trace IMP DEF Register 1
    /// </summary>
    TRCIMSPEC1 = 1180,
    /// <summary>
    /// Trace IMP DEF Register 2
    /// </summary>
    TRCIMSPEC2 = 1181,
    /// <summary>
    /// Trace IMP DEF Register 3
    /// </summary>
    TRCIMSPEC3 = 1182,
    /// <summary>
    /// Trace IMP DEF Register 4
    /// </summary>
    TRCIMSPEC4 = 1183,
    /// <summary>
    /// Trace IMP DEF Register 5
    /// </summary>
    TRCIMSPEC5 = 1184,
    /// <summary>
    /// Trace IMP DEF Register 6
    /// </summary>
    TRCIMSPEC6 = 1185,
    /// <summary>
    /// Trace IMP DEF Register 7
    /// </summary>
    TRCIMSPEC7 = 1186,
    /// <summary>
    /// Trace Instrumentation
    /// </summary>
    TRCIT = 1187,
    /// <summary>
    /// Instrumentation Trace Control Register (EL1)
    /// </summary>
    TRCITECR_EL1 = 1188,
    /// <summary>
    /// Instrumentation Trace Control Register (EL1)
    /// </summary>
    TRCITECR_EL12 = 1189,
    /// <summary>
    /// Instrumentation Trace Control Register (EL2)
    /// </summary>
    TRCITECR_EL2 = 1190,
    /// <summary>
    /// Instrumentation Trace Extension External Debug Control Register
    /// </summary>
    TRCITEEDCR = 1191,
    /// <summary>
    /// Trace OS Lock Status Register
    /// </summary>
    TRCOSLSR = 1192,
    /// <summary>
    /// Trace Programming Control Register
    /// </summary>
    TRCPRGCTLR = 1193,
    /// <summary>
    /// Trace Q Element Control Register
    /// </summary>
    TRCQCTLR = 1194,
    /// <summary>
    /// Trace Resource Selection Control Register 10
    /// </summary>
    TRCRSCTLR10 = 1195,
    /// <summary>
    /// Trace Resource Selection Control Register 11
    /// </summary>
    TRCRSCTLR11 = 1196,
    /// <summary>
    /// Trace Resource Selection Control Register 12
    /// </summary>
    TRCRSCTLR12 = 1197,
    /// <summary>
    /// Trace Resource Selection Control Register 13
    /// </summary>
    TRCRSCTLR13 = 1198,
    /// <summary>
    /// Trace Resource Selection Control Register 14
    /// </summary>
    TRCRSCTLR14 = 1199,
    /// <summary>
    /// Trace Resource Selection Control Register 15
    /// </summary>
    TRCRSCTLR15 = 1200,
    /// <summary>
    /// Trace Resource Selection Control Register 16
    /// </summary>
    TRCRSCTLR16 = 1201,
    /// <summary>
    /// Trace Resource Selection Control Register 17
    /// </summary>
    TRCRSCTLR17 = 1202,
    /// <summary>
    /// Trace Resource Selection Control Register 18
    /// </summary>
    TRCRSCTLR18 = 1203,
    /// <summary>
    /// Trace Resource Selection Control Register 19
    /// </summary>
    TRCRSCTLR19 = 1204,
    /// <summary>
    /// Trace Resource Selection Control Register 2
    /// </summary>
    TRCRSCTLR2 = 1205,
    /// <summary>
    /// Trace Resource Selection Control Register 20
    /// </summary>
    TRCRSCTLR20 = 1206,
    /// <summary>
    /// Trace Resource Selection Control Register 21
    /// </summary>
    TRCRSCTLR21 = 1207,
    /// <summary>
    /// Trace Resource Selection Control Register 22
    /// </summary>
    TRCRSCTLR22 = 1208,
    /// <summary>
    /// Trace Resource Selection Control Register 23
    /// </summary>
    TRCRSCTLR23 = 1209,
    /// <summary>
    /// Trace Resource Selection Control Register 24
    /// </summary>
    TRCRSCTLR24 = 1210,
    /// <summary>
    /// Trace Resource Selection Control Register 25
    /// </summary>
    TRCRSCTLR25 = 1211,
    /// <summary>
    /// Trace Resource Selection Control Register 26
    /// </summary>
    TRCRSCTLR26 = 1212,
    /// <summary>
    /// Trace Resource Selection Control Register 27
    /// </summary>
    TRCRSCTLR27 = 1213,
    /// <summary>
    /// Trace Resource Selection Control Register 28
    /// </summary>
    TRCRSCTLR28 = 1214,
    /// <summary>
    /// Trace Resource Selection Control Register 29
    /// </summary>
    TRCRSCTLR29 = 1215,
    /// <summary>
    /// Trace Resource Selection Control Register 3
    /// </summary>
    TRCRSCTLR3 = 1216,
    /// <summary>
    /// Trace Resource Selection Control Register 30
    /// </summary>
    TRCRSCTLR30 = 1217,
    /// <summary>
    /// Trace Resource Selection Control Register 31
    /// </summary>
    TRCRSCTLR31 = 1218,
    /// <summary>
    /// Trace Resource Selection Control Register 4
    /// </summary>
    TRCRSCTLR4 = 1219,
    /// <summary>
    /// Trace Resource Selection Control Register 5
    /// </summary>
    TRCRSCTLR5 = 1220,
    /// <summary>
    /// Trace Resource Selection Control Register 6
    /// </summary>
    TRCRSCTLR6 = 1221,
    /// <summary>
    /// Trace Resource Selection Control Register 7
    /// </summary>
    TRCRSCTLR7 = 1222,
    /// <summary>
    /// Trace Resource Selection Control Register 8
    /// </summary>
    TRCRSCTLR8 = 1223,
    /// <summary>
    /// Trace Resource Selection Control Register 9
    /// </summary>
    TRCRSCTLR9 = 1224,
    /// <summary>
    /// Trace Resources Status Register
    /// </summary>
    TRCRSR = 1225,
    /// <summary>
    /// Trace Sequencer State Transition Control Register 0
    /// </summary>
    TRCSEQEVR0 = 1226,
    /// <summary>
    /// Trace Sequencer State Transition Control Register 1
    /// </summary>
    TRCSEQEVR1 = 1227,
    /// <summary>
    /// Trace Sequencer State Transition Control Register 2
    /// </summary>
    TRCSEQEVR2 = 1228,
    /// <summary>
    /// Trace Sequencer Reset Control Register
    /// </summary>
    TRCSEQRSTEVR = 1229,
    /// <summary>
    /// Trace Sequencer State Register
    /// </summary>
    TRCSEQSTR = 1230,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 0
    /// </summary>
    TRCSSCCR0 = 1231,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 1
    /// </summary>
    TRCSSCCR1 = 1232,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 2
    /// </summary>
    TRCSSCCR2 = 1233,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 3
    /// </summary>
    TRCSSCCR3 = 1234,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 4
    /// </summary>
    TRCSSCCR4 = 1235,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 5
    /// </summary>
    TRCSSCCR5 = 1236,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 6
    /// </summary>
    TRCSSCCR6 = 1237,
    /// <summary>
    /// Trace Single-shot Comparator Control Register 7
    /// </summary>
    TRCSSCCR7 = 1238,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 0
    /// </summary>
    TRCSSCSR0 = 1239,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 1
    /// </summary>
    TRCSSCSR1 = 1240,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 2
    /// </summary>
    TRCSSCSR2 = 1241,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 3
    /// </summary>
    TRCSSCSR3 = 1242,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 4
    /// </summary>
    TRCSSCSR4 = 1243,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 5
    /// </summary>
    TRCSSCSR5 = 1244,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 6
    /// </summary>
    TRCSSCSR6 = 1245,
    /// <summary>
    /// Trace Single-shot Comparator Control Status Register 7
    /// </summary>
    TRCSSCSR7 = 1246,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 0
    /// </summary>
    TRCSSPCICR0 = 1247,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 1
    /// </summary>
    TRCSSPCICR1 = 1248,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 2
    /// </summary>
    TRCSSPCICR2 = 1249,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 3
    /// </summary>
    TRCSSPCICR3 = 1250,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 4
    /// </summary>
    TRCSSPCICR4 = 1251,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 5
    /// </summary>
    TRCSSPCICR5 = 1252,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 6
    /// </summary>
    TRCSSPCICR6 = 1253,
    /// <summary>
    /// Trace Single-shot Processing Element Comparator Input Control Register 7
    /// </summary>
    TRCSSPCICR7 = 1254,
    /// <summary>
    /// Trace Stall Control Register
    /// </summary>
    TRCSTALLCTLR = 1255,
    /// <summary>
    /// Trace Status Register
    /// </summary>
    TRCSTATR = 1256,
    /// <summary>
    /// Trace Synchronization Period Register
    /// </summary>
    TRCSYNCPR = 1257,
    /// <summary>
    /// Trace ID Register
    /// </summary>
    TRCTRACEIDR = 1258,
    /// <summary>
    /// Trace Timestamp Control Register
    /// </summary>
    TRCTSCTLR = 1259,
    /// <summary>
    /// Trace ViewInst Main Control Register
    /// </summary>
    TRCVICTLR = 1260,
    /// <summary>
    /// Trace ViewInst Include/Exclude Control Register
    /// </summary>
    TRCVIIECTLR = 1261,
    /// <summary>
    /// Trace ViewInst Start/Stop PE Comparator Control Register
    /// </summary>
    TRCVIPCSSCTLR = 1262,
    /// <summary>
    /// Trace ViewInst Start/Stop Control Register
    /// </summary>
    TRCVISSCTLR = 1263,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Control Register 0
    /// </summary>
    TRCVMIDCCTLR0 = 1264,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Control Register 1
    /// </summary>
    TRCVMIDCCTLR1 = 1265,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 0
    /// </summary>
    TRCVMIDCVR0 = 1266,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 1
    /// </summary>
    TRCVMIDCVR1 = 1267,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 2
    /// </summary>
    TRCVMIDCVR2 = 1268,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 3
    /// </summary>
    TRCVMIDCVR3 = 1269,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 4
    /// </summary>
    TRCVMIDCVR4 = 1270,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 5
    /// </summary>
    TRCVMIDCVR5 = 1271,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 6
    /// </summary>
    TRCVMIDCVR6 = 1272,
    /// <summary>
    /// Trace Virtual Context Identifier Comparator Value Register 7
    /// </summary>
    TRCVMIDCVR7 = 1273,
    /// <summary>
    /// Trace Filter Control Register (EL1)
    /// </summary>
    TRFCR_EL1 = 1274,
    /// <summary>
    /// Trace Filter Control Register (EL1)
    /// </summary>
    TRFCR_EL12 = 1275,
    /// <summary>
    /// Trace Filter Control Register (EL2)
    /// </summary>
    TRFCR_EL2 = 1276,
    /// <summary>
    /// Translation Table Base Register 0 (EL1)
    /// </summary>
    TTBR0_EL1 = 1277,
    /// <summary>
    /// Translation Table Base Register 0 (EL1)
    /// </summary>
    TTBR0_EL12 = 1278,
    /// <summary>
    /// Translation Table Base Register 0 (EL2)
    /// </summary>
    TTBR0_EL2 = 1279,
    /// <summary>
    /// Translation Table Base Register 0 (EL3)
    /// </summary>
    TTBR0_EL3 = 1280,
    /// <summary>
    /// Translation Table Base Register 1 (EL1)
    /// </summary>
    TTBR1_EL1 = 1281,
    /// <summary>
    /// Translation Table Base Register 1 (EL1)
    /// </summary>
    TTBR1_EL12 = 1282,
    /// <summary>
    /// Translation Table Base Register 1 (EL2)
    /// </summary>
    TTBR1_EL2 = 1283,
    /// <summary>
    /// User Access Override
    /// </summary>
    UAO = 1284,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, EL1
    /// </summary>
    VAAE1 = 1285,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, EL1, Inner Shareable
    /// </summary>
    VAAE1IS = 1286,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, EL1, Inner Shareable
    /// </summary>
    VAAE1ISNXS = 1287,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, EL1
    /// </summary>
    VAAE1NXS = 1288,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, EL1, Outer Shareable
    /// </summary>
    VAAE1OS = 1289,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, EL1, Outer Shareable
    /// </summary>
    VAAE1OSNXS = 1290,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, Last level, EL1
    /// </summary>
    VAALE1 = 1291,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
    /// </summary>
    VAALE1IS = 1292,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
    /// </summary>
    VAALE1ISNXS = 1293,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, Last level, EL1
    /// </summary>
    VAALE1NXS = 1294,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
    /// </summary>
    VAALE1OS = 1295,
    /// <summary>
    /// TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
    /// </summary>
    VAALE1OSNXS = 1296,
    /// <summary>
    /// TLB Invalidate by VA, EL1
    /// </summary>
    VAE1 = 1297,
    /// <summary>
    /// TLB Invalidate by VA, EL1, Inner Shareable
    /// </summary>
    VAE1IS = 1298,
    /// <summary>
    /// TLB Invalidate by VA, EL1, Inner Shareable
    /// </summary>
    VAE1ISNXS = 1299,
    /// <summary>
    /// TLB Invalidate by VA, EL1
    /// </summary>
    VAE1NXS = 1300,
    /// <summary>
    /// TLB Invalidate by VA, EL1, Outer Shareable
    /// </summary>
    VAE1OS = 1301,
    /// <summary>
    /// TLB Invalidate by VA, EL1, Outer Shareable
    /// </summary>
    VAE1OSNXS = 1302,
    /// <summary>
    /// TLB Invalidate by VA, EL2
    /// </summary>
    VAE2 = 1303,
    /// <summary>
    /// TLB Invalidate by VA, EL2, Inner Shareable
    /// </summary>
    VAE2IS = 1304,
    /// <summary>
    /// TLB Invalidate by VA, EL2, Inner Shareable
    /// </summary>
    VAE2ISNXS = 1305,
    /// <summary>
    /// TLB Invalidate by VA, EL2
    /// </summary>
    VAE2NXS = 1306,
    /// <summary>
    /// TLB Invalidate by VA, EL2, Outer Shareable
    /// </summary>
    VAE2OS = 1307,
    /// <summary>
    /// TLB Invalidate by VA, EL2, Outer Shareable
    /// </summary>
    VAE2OSNXS = 1308,
    /// <summary>
    /// TLB Invalidate by VA, EL3
    /// </summary>
    VAE3 = 1309,
    /// <summary>
    /// TLB Invalidate by VA, EL3, Inner Shareable
    /// </summary>
    VAE3IS = 1310,
    /// <summary>
    /// TLB Invalidate by VA, EL3, Inner Shareable
    /// </summary>
    VAE3ISNXS = 1311,
    /// <summary>
    /// TLB Invalidate by VA, EL3
    /// </summary>
    VAE3NXS = 1312,
    /// <summary>
    /// TLB Invalidate by VA, EL3, Outer Shareable
    /// </summary>
    VAE3OS = 1313,
    /// <summary>
    /// TLB Invalidate by VA, EL3, Outer Shareable
    /// </summary>
    VAE3OSNXS = 1314,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL1
    /// </summary>
    VALE1 = 1315,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL1, Inner Shareable
    /// </summary>
    VALE1IS = 1316,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL1, Inner Shareable
    /// </summary>
    VALE1ISNXS = 1317,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL1
    /// </summary>
    VALE1NXS = 1318,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL1, Outer Shareable
    /// </summary>
    VALE1OS = 1319,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL1, Outer Shareable
    /// </summary>
    VALE1OSNXS = 1320,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL2
    /// </summary>
    VALE2 = 1321,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL2, Inner Shareable
    /// </summary>
    VALE2IS = 1322,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL2, Inner Shareable
    /// </summary>
    VALE2ISNXS = 1323,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL2
    /// </summary>
    VALE2NXS = 1324,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL2, Outer Shareable
    /// </summary>
    VALE2OS = 1325,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL2, Outer Shareable
    /// </summary>
    VALE2OSNXS = 1326,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL3
    /// </summary>
    VALE3 = 1327,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL3, Inner Shareable
    /// </summary>
    VALE3IS = 1328,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL3, Inner Shareable
    /// </summary>
    VALE3ISNXS = 1329,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL3
    /// </summary>
    VALE3NXS = 1330,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL3, Outer Shareable
    /// </summary>
    VALE3OS = 1331,
    /// <summary>
    /// TLB Invalidate by VA, Last level, EL3, Outer Shareable
    /// </summary>
    VALE3OSNXS = 1332,
    /// <summary>
    /// Vector Base Address Register (EL1)
    /// </summary>
    VBAR_EL1 = 1333,
    /// <summary>
    /// Vector Base Address Register (EL1)
    /// </summary>
    VBAR_EL12 = 1334,
    /// <summary>
    /// Vector Base Address Register (EL2)
    /// </summary>
    VBAR_EL2 = 1335,
    /// <summary>
    /// Vector Base Address Register (EL3)
    /// </summary>
    VBAR_EL3 = 1336,
    /// <summary>
    /// Virtual Deferred Interrupt Status Register (EL2)
    /// </summary>
    VDISR_EL2 = 1337,
    /// <summary>
    /// Virtual Deferred Interrupt Status Register (EL3)
    /// </summary>
    VDISR_EL3 = 1338,
    /// <summary>
    /// TLB Invalidate by VMID, All at stage 1, EL1
    /// </summary>
    VMALLE1 = 1339,
    /// <summary>
    /// TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable
    /// </summary>
    VMALLE1IS = 1340,
    /// <summary>
    /// TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable
    /// </summary>
    VMALLE1ISNXS = 1341,
    /// <summary>
    /// TLB Invalidate by VMID, All at stage 1, EL1
    /// </summary>
    VMALLE1NXS = 1342,
    /// <summary>
    /// TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable
    /// </summary>
    VMALLE1OS = 1343,
    /// <summary>
    /// TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable
    /// </summary>
    VMALLE1OSNXS = 1344,
    /// <summary>
    /// TLB Invalidate by VMID, All at Stage 1 and 2, EL1
    /// </summary>
    VMALLS12E1 = 1345,
    /// <summary>
    /// TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable
    /// </summary>
    VMALLS12E1IS = 1346,
    /// <summary>
    /// TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable
    /// </summary>
    VMALLS12E1ISNXS = 1347,
    /// <summary>
    /// TLB Invalidate by VMID, All at Stage 1 and 2, EL1
    /// </summary>
    VMALLS12E1NXS = 1348,
    /// <summary>
    /// TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable
    /// </summary>
    VMALLS12E1OS = 1349,
    /// <summary>
    /// TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable
    /// </summary>
    VMALLS12E1OSNXS = 1350,
    /// <summary>
    /// TLB Invalidate stage 2 dirty state by VMID, EL1&amp;0
    /// </summary>
    VMALLWS2E1 = 1351,
    /// <summary>
    /// TLB Invalidate stage 2 dirty state by VMID, EL1&amp;0, Inner Shareable
    /// </summary>
    VMALLWS2E1IS = 1352,
    /// <summary>
    /// TLB Invalidate stage 2 dirty state by VMID, EL1&amp;0, Inner Shareable
    /// </summary>
    VMALLWS2E1ISNXS = 1353,
    /// <summary>
    /// TLB Invalidate stage 2 dirty state by VMID, EL1&amp;0
    /// </summary>
    VMALLWS2E1NXS = 1354,
    /// <summary>
    /// TLB Invalidate stage 2 write permission by VMID, EL1&amp;0, Outer Shareable
    /// </summary>
    VMALLWS2E1OS = 1355,
    /// <summary>
    /// TLB Invalidate stage 2 write permission by VMID, EL1&amp;0, Outer Shareable
    /// </summary>
    VMALLWS2E1OSNXS = 1356,
    /// <summary>
    /// Alternate MECID for EL1&amp;0 stage 2 translation regime
    /// </summary>
    VMECID_A_EL2 = 1357,
    /// <summary>
    /// Primary MECID for EL1&amp;0 stage 2 translation regime
    /// </summary>
    VMECID_P_EL2 = 1358,
    /// <summary>
    /// Virtualization Multiprocessor ID Register
    /// </summary>
    VMPIDR_EL2 = 1359,
    /// <summary>
    /// Virtual Nested Control Register
    /// </summary>
    VNCR_EL2 = 1360,
    /// <summary>
    /// Virtualization Processor ID Register
    /// </summary>
    VPIDR_EL2 = 1361,
    /// <summary>
    /// Virtual SError Exception Syndrome Register (EL2)
    /// </summary>
    VSESR_EL2 = 1362,
    /// <summary>
    /// Virtual SError Exception Syndrome Register (EL3)
    /// </summary>
    VSESR_EL3 = 1363,
    /// <summary>
    /// Virtualization Secure Translation Control Register
    /// </summary>
    VSTCR_EL2 = 1364,
    /// <summary>
    /// Virtualization Secure Translation Table Base Register
    /// </summary>
    VSTTBR_EL2 = 1365,
    /// <summary>
    /// Virtualization Translation Control Register
    /// </summary>
    VTCR_EL2 = 1366,
    /// <summary>
    /// Virtualization Translation Table Base Register
    /// </summary>
    VTTBR_EL2 = 1367,
    /// <summary>
    /// SVE Control Register (EL1)
    /// </summary>
    ZCR_EL1 = 1368,
    /// <summary>
    /// SVE Control Register (EL1)
    /// </summary>
    ZCR_EL12 = 1369,
    /// <summary>
    /// SVE Control Register (EL2)
    /// </summary>
    ZCR_EL2 = 1370,
    /// <summary>
    /// SVE Control Register (EL3)
    /// </summary>
    ZCR_EL3 = 1371,
    /// <summary>
    /// Data Cache Zero by VA
    /// </summary>
    ZVA = 1372,
}
