Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 29 00:16:25 2025
| Host         : narendranath-Crosshair-17-HX-AI-D2XWGKG running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.229        0.000                      0                   62        0.143        0.000                      0                   62        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.229        0.000                      0                   62        0.143        0.000                      0                   62        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.697ns (23.332%)  route 2.290ns (76.668%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.117     7.652 r  uart_tx_inst/byte_index[3]_i_1/O
                         net (fo=4, routed)           0.636     8.288    uart_tx_inst/byte_index[3]_i_1_n_0
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[0]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X88Y131        FDRE (Setup_fdre_C_R)       -0.731    14.517    uart_tx_inst/byte_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.697ns (23.332%)  route 2.290ns (76.668%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.117     7.652 r  uart_tx_inst/byte_index[3]_i_1/O
                         net (fo=4, routed)           0.636     8.288    uart_tx_inst/byte_index[3]_i_1_n_0
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[1]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X88Y131        FDRE (Setup_fdre_C_R)       -0.731    14.517    uart_tx_inst/byte_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.697ns (23.332%)  route 2.290ns (76.668%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.117     7.652 r  uart_tx_inst/byte_index[3]_i_1/O
                         net (fo=4, routed)           0.636     8.288    uart_tx_inst/byte_index[3]_i_1_n_0
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[2]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X88Y131        FDRE (Setup_fdre_C_R)       -0.731    14.517    uart_tx_inst/byte_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.697ns (23.332%)  route 2.290ns (76.668%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.117     7.652 r  uart_tx_inst/byte_index[3]_i_1/O
                         net (fo=4, routed)           0.636     8.288    uart_tx_inst/byte_index[3]_i_1_n_0
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[3]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X88Y131        FDRE (Setup_fdre_C_R)       -0.731    14.517    uart_tx_inst/byte_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.704ns (23.626%)  route 2.276ns (76.374%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  uart_tx_inst/byte_index_rep[3]_i_1/O
                         net (fo=4, routed)           0.621     8.280    uart_tx_inst/byte_index_rep[3]_i_1_n_0
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[0]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y131        FDRE (Setup_fdre_C_R)       -0.429    14.819    uart_tx_inst/byte_index_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.704ns (23.626%)  route 2.276ns (76.374%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  uart_tx_inst/byte_index_rep[3]_i_1/O
                         net (fo=4, routed)           0.621     8.280    uart_tx_inst/byte_index_rep[3]_i_1_n_0
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[1]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y131        FDRE (Setup_fdre_C_R)       -0.429    14.819    uart_tx_inst/byte_index_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.704ns (23.626%)  route 2.276ns (76.374%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  uart_tx_inst/byte_index_rep[3]_i_1/O
                         net (fo=4, routed)           0.621     8.280    uart_tx_inst/byte_index_rep[3]_i_1_n_0
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[2]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y131        FDRE (Setup_fdre_C_R)       -0.429    14.819    uart_tx_inst/byte_index_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 baud_gen_inst/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.704ns (23.626%)  route 2.276ns (76.374%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.698     5.300    baud_gen_inst/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  baud_gen_inst/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  baud_gen_inst/baud_tick_reg/Q
                         net (fo=16, routed)          1.362     7.118    uart_tx_inst/baud_tick
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  uart_tx_inst/byte_index_rep[3]_i_2/O
                         net (fo=10, routed)          0.293     7.535    uart_tx_inst/byte_index__0
    SLICE_X88Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  uart_tx_inst/byte_index_rep[3]_i_1/O
                         net (fo=4, routed)           0.621     8.280    uart_tx_inst/byte_index_rep[3]_i_1_n_0
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[3]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y131        FDRE (Setup_fdre_C_R)       -0.429    14.819    uart_tx_inst/byte_index_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.155ns (36.341%)  route 2.023ns (63.659%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.309    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.478     5.787 r  uart_tx_inst/bit_index_reg[3]/Q
                         net (fo=6, routed)           1.026     6.813    uart_tx_inst/bit_index__0[3]
    SLICE_X88Y131        LUT4 (Prop_lut4_I2_O)        0.329     7.142 f  uart_tx_inst/shift_reg[7]_i_2/O
                         net (fo=8, routed)           0.997     8.140    uart_tx_inst/shift_reg[7]_i_2_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I2_O)        0.348     8.488 r  uart_tx_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.488    uart_tx_inst/shift_reg[0]_i_1_n_0
    SLICE_X87Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.585    15.007    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[0]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X87Y130        FDRE (Setup_fdre_C_D)        0.029    15.276    uart_tx_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.155ns (37.904%)  route 1.892ns (62.096%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.309    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.478     5.787 f  uart_tx_inst/bit_index_reg[3]/Q
                         net (fo=6, routed)           1.026     6.813    uart_tx_inst/bit_index__0[3]
    SLICE_X88Y131        LUT4 (Prop_lut4_I2_O)        0.329     7.142 r  uart_tx_inst/shift_reg[7]_i_2/O
                         net (fo=8, routed)           0.866     8.008    uart_tx_inst/shift_reg[7]_i_2_n_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I4_O)        0.348     8.356 r  uart_tx_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.356    uart_tx_inst/p_1_in[5]
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.585    15.007    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[5]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y130        FDRE (Setup_fdre_C_D)        0.031    15.278    uart_tx_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  6.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_tx_inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_tx_inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.091     1.745    uart_tx_inst/shift_reg_reg_n_0_[4]
    SLICE_X88Y130        LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  uart_tx_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    uart_tx_inst/p_1_in[3]
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.028    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.121     1.646    uart_tx_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/byte_index_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  uart_tx_inst/byte_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131        FDRE (Prop_fdre_C_Q)         0.164     1.677 f  uart_tx_inst/byte_index_reg[0]/Q
                         net (fo=6, routed)           0.105     1.783    uart_tx_inst/byte_index_reg_n_0_[0]
    SLICE_X89Y131        LUT1 (Prop_lut1_I0_O)        0.048     1.831 r  uart_tx_inst/byte_index_rep[0]_i_1/O
                         net (fo=2, routed)           0.000     1.831    uart_tx_inst/byte_index_rep[0]_i_1_n_0
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.029    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X89Y131        FDRE (Hold_fdre_C_D)         0.101     1.627    uart_tx_inst/byte_index_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.169%)  route 0.157ns (45.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  uart_tx_inst/byte_index_reg_rep[3]/Q
                         net (fo=7, routed)           0.157     1.812    uart_tx_inst/byte_index[3]
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.857    uart_tx_inst/p_1_in[7]
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.030    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/shift_reg_reg[7]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X88Y132        FDRE (Hold_fdre_C_D)         0.121     1.649    uart_tx_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.500%)  route 0.137ns (42.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_tx_inst/byte_index_reg_rep[2]/Q
                         net (fo=7, routed)           0.137     1.792    uart_tx_inst/byte_index[2]
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  uart_tx_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart_tx_inst/p_1_in[5]
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.028    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[5]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X89Y130        FDRE (Hold_fdre_C_D)         0.092     1.618    uart_tx_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.323%)  route 0.138ns (42.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_tx_inst/byte_index_reg_rep[2]/Q
                         net (fo=7, routed)           0.138     1.793    uart_tx_inst/byte_index[2]
    SLICE_X89Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  uart_tx_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.838    uart_tx_inst/p_1_in[4]
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.028    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[4]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X89Y130        FDRE (Hold_fdre_C_D)         0.091     1.617    uart_tx_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.659%)  route 0.189ns (50.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_tx_inst/byte_index_reg_rep[2]/Q
                         net (fo=7, routed)           0.189     1.843    uart_tx_inst/byte_index[2]
    SLICE_X88Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  uart_tx_inst/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    uart_tx_inst/p_1_in[1]
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.028    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.121     1.647    uart_tx_inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.148     1.662 r  uart_tx_inst/bit_index_reg[3]/Q
                         net (fo=6, routed)           0.115     1.777    uart_tx_inst/bit_index__0[3]
    SLICE_X88Y132        LUT4 (Prop_lut4_I1_O)        0.099     1.876 r  uart_tx_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.876    uart_tx_inst/p_1_in[8]
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.030    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  uart_tx_inst/shift_reg_reg[8]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X88Y132        FDRE (Hold_fdre_C_D)         0.121     1.635    uart_tx_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart_tx_inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_tx_inst/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.181     1.835    uart_tx_inst/shift_reg_reg_n_0_[0]
    SLICE_X87Y127        FDRE                                         r  uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.025    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  uart_tx_inst/tx_reg/C
                         clock pessimism             -0.501     1.523    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.070     1.593    uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.494%)  route 0.198ns (51.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_tx_inst/byte_index_reg_rep[2]/Q
                         net (fo=7, routed)           0.198     1.852    uart_tx_inst/byte_index[2]
    SLICE_X88Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  uart_tx_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.897    uart_tx_inst/p_1_in[6]
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.028    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[6]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.121     1.647    uart_tx_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart_tx_inst/byte_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.375%)  route 0.198ns (51.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  uart_tx_inst/byte_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_tx_inst/byte_index_reg_rep[0]/Q
                         net (fo=7, routed)           0.198     1.853    uart_tx_inst/byte_index[0]
    SLICE_X88Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  uart_tx_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    uart_tx_inst/p_1_in[2]
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.028    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  uart_tx_inst/shift_reg_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.120     1.646    uart_tx_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y126   baud_gen_inst/baud_tick_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y126   baud_gen_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y125   baud_gen_inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y126   baud_gen_inst/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y126   baud_gen_inst/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y126   baud_gen_inst/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y126   baud_gen_inst/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y126   baud_gen_inst/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y125   baud_gen_inst/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/shift_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/shift_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   uart_tx_inst/tx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y132   uart_tx_inst/bit_index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   uart_tx_inst/byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   uart_tx_inst/byte_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   uart_tx_inst/byte_index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   uart_tx_inst/byte_index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y131   uart_tx_inst/byte_index_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y131   uart_tx_inst/byte_index_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y131   uart_tx_inst/byte_index_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y131   uart_tx_inst/byte_index_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y126   baud_gen_inst/baud_tick_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y126   baud_gen_inst/baud_tick_reg/C



