#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  8 16:50:23 2022
# Process ID: 18678
# Current directory: /home/hoailuan/Research/2023/proj-lane_detection_alveo
# Command line: vivado -stack 10000
# Log file: /home/hoailuan/Research/2023/proj-lane_detection_alveo/vivado.log
# Journal file: /home/hoailuan/Research/2023/proj-lane_detection_alveo/vivado.jou
#-----------------------------------------------------------
start_gui
create_project QuanNet_Alveo /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo -part xcu280-fsvh2892-2L-e
set_property board_part xilinx.com:au280:part0:1.1 [current_project]
create_peripheral comparch user QuantLaneNet 1.0 -dir /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core comparch:user:QuantLaneNet:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core comparch:user:QuantLaneNet:1.0]
write_peripheral [ipx::find_open_core comparch:user:QuantLaneNet:1.0]
set_property  ip_repo_paths  /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_QuantLaneNet_v1_0 -directory /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src {/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/line_buffer.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/model.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/post_process.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/sigmoid.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_single.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_dual_read.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_double_controller.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/mult_8bit_dual.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_single.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/conv.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_controller.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_double.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_double_obuffer.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/top.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/adder_tree.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/QuantLaneNet_AXI.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_dual_port.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_fifo_24bits_input.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single_1_to_n.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_mem_16bits_weight.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/QuantLaneNet_S00_AXI.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v /home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S00_AXI_DATA_WIDTH" -component [ipx::current_core] ]
set_property value_validation_list 64 [ipx::get_user_parameters C_S00_AXI_DATA_WIDTH -of_objects [ipx::current_core]]
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top QuantLaneNet_v1_0 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0
create_bd_design "SoC"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:4.1 xdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv comparch:user:QuantLaneNet:1.0 QuantLaneNet_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:xdma -config { accel {1} auto_level {IP Level} axi_clk {Maximum Data Width} axi_intf {AXI Memory Mapped} bar_size {Disable} bypass_size {Disable} c2h {4} cache_size {128k} h2c {4} lane_width {X8} link_speed {16.0 GT/s (PCIe Gen 4)}}  [get_bd_cells xdma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/xdma_0/axi_aclk (250 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/xdma_0/M_AXI} Slave {/QuantLaneNet_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins QuantLaneNet_0/S00_AXI]
regenerate_bd_layout
set_property range 1M [get_bd_addr_segs {xdma_0/M_AXI/SEG_QuantLaneNet_0_S00_AXI_mem}]
save_bd_design
make_wrapper -files [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -top
add_files -norecurse /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v
set_property synth_checkpoint_mode None [get_files  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd]
generate_target all [get_files  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd]
export_ip_user_files -of_objects [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -directory /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.ip_user_files/sim_scripts -ip_user_files_dir /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.ip_user_files -ipstatic_source_dir /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/modelsim} {questa=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/questa} {ies=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/ies} {xcelium=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/xcelium} {vcs=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/vcs} {riviera=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name QuantLaneNet_v1_0_project -directory /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.tmp/QuantLaneNet_v1_0_project /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv comparch:user:QuantLaneNet:1.0 [get_ips  SoC_QuantLaneNet_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips SoC_QuantLaneNet_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd]
export_ip_user_files -of_objects [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -directory /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.ip_user_files/sim_scripts -ip_user_files_dir /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.ip_user_files -ipstatic_source_dir /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/modelsim} {questa=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/questa} {ies=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/ies} {xcelium=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/xcelium} {vcs=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/vcs} {riviera=/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
