

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_103_2'
================================================================
* Date:           Fri Jun 13 14:38:40 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      395|      395|  3.950 us|  3.950 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_2  |      393|      393|         3|          1|          1|   392|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [bnn.cpp:103]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln103 = store i10 0, i10 %i_1" [bnn.cpp:103]   --->   Operation 7 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i10 %i_1" [bnn.cpp:103]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln103 = icmp_ult  i10 %i, i10 784" [bnn.cpp:103]   --->   Operation 10 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc30.preheader.exitStub, void %for.body7.split" [bnn.cpp:103]   --->   Operation 11 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %i, i32 1, i32 9" [bnn.cpp:103]   --->   Operation 12 'partselect' 'lshr_ln1' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %lshr_ln1" [bnn.cpp:103]   --->   Operation 13 'zext' 'zext_ln103' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer1_activations_addr = getelementptr i32 %layer1_activations, i64 0, i64 %zext_ln103" [bnn.cpp:106]   --->   Operation 14 'getelementptr' 'layer1_activations_addr' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%layer1_activations_load = load i9 %layer1_activations_addr" [bnn.cpp:106]   --->   Operation 15 'load' 'layer1_activations_load' <Predicate = (icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer1_activations_2_addr = getelementptr i32 %layer1_activations_2, i64 0, i64 %zext_ln103" [bnn.cpp:106]   --->   Operation 16 'getelementptr' 'layer1_activations_2_addr' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%layer1_activations_2_load = load i9 %layer1_activations_2_addr" [bnn.cpp:106]   --->   Operation 17 'load' 'layer1_activations_2_load' <Predicate = (icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln103 = add i10 %i, i10 2" [bnn.cpp:103]   --->   Operation 18 'add' 'add_ln103' <Predicate = (icmp_ln103)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln103 = store i10 %add_ln103, i10 %i_1" [bnn.cpp:103]   --->   Operation 19 'store' 'store_ln103' <Predicate = (icmp_ln103)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_load = load i9 %layer1_activations_addr" [bnn.cpp:106]   --->   Operation 20 'load' 'layer1_activations_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_2_load = load i9 %layer1_activations_2_addr" [bnn.cpp:106]   --->   Operation 21 'load' 'layer1_activations_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (!icmp_ln103)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:103]   --->   Operation 22 'specpipeline' 'specpipeline_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 392, i64 392, i64 392" [bnn.cpp:103]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [bnn.cpp:103]   --->   Operation 24 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%shl_ln106 = shl i32 %layer1_activations_load, i32 1" [bnn.cpp:106]   --->   Operation 25 'shl' 'shl_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln106 = add i32 %shl_ln106, i32 4294766592" [bnn.cpp:106]   --->   Operation 26 'add' 'add_ln106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%shl_ln106_1 = shl i32 %layer1_activations_2_load, i32 1" [bnn.cpp:106]   --->   Operation 27 'shl' 'shl_ln106_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln106_1 = add i32 %shl_ln106_1, i32 4294766592" [bnn.cpp:106]   --->   Operation 28 'add' 'add_ln106_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln106 = store i32 %add_ln106, i9 %layer1_activations_addr" [bnn.cpp:106]   --->   Operation 29 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 30 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln106 = store i32 %add_ln106_1, i9 %layer1_activations_2_addr" [bnn.cpp:106]   --->   Operation 30 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body7" [bnn.cpp:103]   --->   Operation 31 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_activations_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer1_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                       (alloca           ) [ 0100]
store_ln103               (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
i                         (load             ) [ 0000]
icmp_ln103                (icmp             ) [ 0110]
br_ln103                  (br               ) [ 0000]
lshr_ln1                  (partselect       ) [ 0000]
zext_ln103                (zext             ) [ 0000]
layer1_activations_addr   (getelementptr    ) [ 0111]
layer1_activations_2_addr (getelementptr    ) [ 0111]
add_ln103                 (add              ) [ 0000]
store_ln103               (store            ) [ 0000]
layer1_activations_load   (load             ) [ 0101]
layer1_activations_2_load (load             ) [ 0101]
specpipeline_ln103        (specpipeline     ) [ 0000]
speclooptripcount_ln103   (speclooptripcount) [ 0000]
specloopname_ln103        (specloopname     ) [ 0000]
shl_ln106                 (shl              ) [ 0000]
add_ln106                 (add              ) [ 0000]
shl_ln106_1               (shl              ) [ 0000]
add_ln106_1               (add              ) [ 0000]
store_ln106               (store            ) [ 0000]
store_ln106               (store            ) [ 0000]
br_ln103                  (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_activations_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_activations_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_activations">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="layer1_activations_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="9" slack="0"/>
<pin id="44" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_activations_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="9" slack="2"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="52" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="53" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="55" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer1_activations_load/1 store_ln106/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="layer1_activations_2_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="9" slack="0"/>
<pin id="61" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_activations_2_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="2"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer1_activations_2_load/1 store_ln106/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln103_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln103_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lshr_ln1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln103_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln103_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln103_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="shl_ln106_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln106_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="19" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="shl_ln106_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln106_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="19" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="icmp_ln103_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="150" class="1005" name="layer1_activations_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="1"/>
<pin id="152" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_activations_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="layer1_activations_2_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="1"/>
<pin id="158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_activations_2_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="layer1_activations_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer1_activations_load "/>
</bind>
</comp>

<comp id="167" class="1005" name="layer1_activations_2_load_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer1_activations_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="40" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="79" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="88" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="108"><net_src comp="79" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="142"><net_src comp="36" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="149"><net_src comp="82" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="40" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="159"><net_src comp="57" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="165"><net_src comp="47" pin="7"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="170"><net_src comp="64" pin="7"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_activations_2 | {3 }
	Port: layer1_activations | {3 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_103_2 : layer1_activations_2 | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_103_2 : layer1_activations | {1 2 }
  - Chain level:
	State 1
		store_ln103 : 1
		i : 1
		icmp_ln103 : 2
		br_ln103 : 3
		lshr_ln1 : 2
		zext_ln103 : 3
		layer1_activations_addr : 4
		layer1_activations_load : 5
		layer1_activations_2_addr : 4
		layer1_activations_2_load : 5
		add_ln103 : 2
		store_ln103 : 3
	State 2
	State 3
		store_ln106 : 1
		store_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln103_fu_104  |    0    |    13   |
|    add   |  add_ln106_fu_120  |    0    |    39   |
|          | add_ln106_1_fu_132 |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln103_fu_82  |    0    |    13   |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln1_fu_88   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln103_fu_98  |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |  shl_ln106_fu_115  |    0    |    0    |
|          | shl_ln106_1_fu_127 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   104   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           i_1_reg_139           |   10   |
|        icmp_ln103_reg_146       |    1   |
|layer1_activations_2_addr_reg_156|    9   |
|layer1_activations_2_load_reg_167|   32   |
| layer1_activations_addr_reg_150 |    9   |
| layer1_activations_load_reg_162 |   32   |
+---------------------------------+--------+
|              Total              |   93   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_47 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   93   |   122  |
+-----------+--------+--------+--------+
