library verilog;
use verilog.vl_types.all;
entity Component_Base_class_sv_unit is
end Component_Base_class_sv_unit;
