git clone --depth 1 --no-tags https://github.com/brando0414/DLD-Class-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486783081
git clone --depth 1 --no-tags https://github.com/pojung-Huang/-hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484779537
git clone --depth 1 --no-tags https://github.com/coltonstoltz/Accelerometer-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483838482
git clone --depth 1 --no-tags https://github.com/dachariy/drv10975.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490523966
git clone --depth 1 --no-tags https://github.com/omrzv/digitalsystems_tests_spring2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490684954
git clone --depth 1 --no-tags https://github.com/FuShengDuoBuYu/Mips_Multi_Cycle_Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487717587
git clone --depth 1 --no-tags https://github.com/ParvanAndrei/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467238704
git clone --depth 1 --no-tags https://github.com/BarHaran/fpgacdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471954699
git clone --depth 1 --no-tags https://github.com/CarsonChild/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472639376
git clone --depth 1 --no-tags https://github.com/mrdiogodias/ekko.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475460397
git clone --depth 1 --no-tags https://github.com/phdee5/AHB-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476191829
git clone --depth 1 --no-tags https://github.com/wei1105/-HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477520093
git clone --depth 1 --no-tags https://github.com/arspauld/mem-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479423279
git clone --depth 1 --no-tags https://github.com/nmaltas/MultimediaSIMDProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478722451
git clone --depth 1 --no-tags https://github.com/Evgeny17387/Pinball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489774307
git clone --depth 1 --no-tags https://github.com/wei1105/-HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487693319
git clone --depth 1 --no-tags https://github.com/momoph46/Other_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487803095
git clone --depth 1 --no-tags https://github.com/TaoTran184/NPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490850546
git clone --depth 1 --no-tags https://github.com/ZSheppard/FPGA-Music-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480094630
git clone --depth 1 --no-tags https://github.com/justin-negron/BlackJack-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480556917
git clone --depth 1 --no-tags https://github.com/lgkh2002/ece385megaman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488874904
git clone --depth 1 --no-tags https://github.com/edward88421/h3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485055105
git clone --depth 1 --no-tags https://github.com/yu655/test_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489287700
git clone --depth 1 --no-tags https://github.com/chengyuliiiiiu/EECS-470-Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489700807
git clone --depth 1 --no-tags https://github.com/JustinGao20/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473278783
git clone --depth 1 --no-tags https://github.com/Leahcim-1/CSEE4840-River-Raid-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474105876
git clone --depth 1 --no-tags https://github.com/stineolsen/TFE4174---Design-of-Digital-Systems-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476306125
git clone --depth 1 --no-tags https://github.com/henesaud/risc-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474122736
git clone --depth 1 --no-tags https://github.com/MarcyGO/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483233894
git clone --depth 1 --no-tags https://github.com/pstyphan/src_pc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485125699
git clone --depth 1 --no-tags https://github.com/ce323/riscv-handouts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486529802
git clone --depth 1 --no-tags https://github.com/haykp/RAL_very_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476851371
git clone --depth 1 --no-tags https://github.com/jacklee023/logging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480027644
git clone --depth 1 --no-tags https://github.com/MiSTer-DB9/S32X_MiSTer_Manual.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485911873
git clone --depth 1 --no-tags https://github.com/raulbehl/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502541091
git clone --depth 1 --no-tags https://github.com/nand2mario/nestang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536848750
git clone --depth 1 --no-tags https://github.com/apfelaudio/eurorack-pmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504905833
git clone --depth 1 --no-tags https://github.com/agg23/analogue-pocket-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532355474
git clone --depth 1 --no-tags https://github.com/pulp-platform/cheshire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531413954
git clone --depth 1 --no-tags https://github.com/mathis-s/SoomRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535133158
git clone --depth 1 --no-tags https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529559093
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-SATA-HBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524988427
git clone --depth 1 --no-tags https://github.com/pulp-platform/iDMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518051260
git clone --depth 1 --no-tags https://github.com/lowRISC/muntjac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502094220
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/SystemVerilogCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509037539
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499296047
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/ddr5_phy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509060808
git clone --depth 1 --no-tags https://github.com/ericlewis/openfpga-spacerace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534664989
git clone --depth 1 --no-tags https://github.com/aignacio/axi_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505109321
git clone --depth 1 --no-tags https://github.com/ttchisholm/10g-low-latency-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505082250
git clone --depth 1 --no-tags https://github.com/krikzz/tot6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492438386
git clone --depth 1 --no-tags https://github.com/avashist003/SystemVerilog_Design_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513341931
git clone --depth 1 --no-tags https://github.com/wenxuan-hu/SSRL_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529362201
git clone --depth 1 --no-tags https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530251710
git clone --depth 1 --no-tags https://github.com/pulp-platform/sne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526725531
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/QuadSPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495970930
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_llc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525359830
git clone --depth 1 --no-tags https://github.com/ved-rivos/iommu-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494849014
git clone --depth 1 --no-tags https://github.com/GabbedT/ApogeoRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524937438
git clone --depth 1 --no-tags https://github.com/ZSusskind/BTHOWeN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521079566
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/UVMF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499101616
git clone --depth 1 --no-tags https://github.com/enkerewpo/methane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521213430
git clone --depth 1 --no-tags https://github.com/apriya-ram/AXI_FIFO_BFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508226520
git clone --depth 1 --no-tags https://github.com/cyyself/CDIM-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537065710
git clone --depth 1 --no-tags https://github.com/ElectronAsh/sim_3do.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512250226
git clone --depth 1 --no-tags https://github.com/antmicro/verilator-verification-features-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511050271
git clone --depth 1 --no-tags https://github.com/FPGA-MAFIA/fpga_mafia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522160671
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/PokemonMini_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532514377
git clone --depth 1 --no-tags https://github.com/flashbangout/apb_watchdog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502999446
git clone --depth 1 --no-tags https://github.com/suisuisi/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521973574
git clone --depth 1 --no-tags https://github.com/SavourySnaX/MiSTer_KonixMultisystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492200628
git clone --depth 1 --no-tags https://github.com/robfinch/rfPhoenix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529011642
git clone --depth 1 --no-tags https://github.com/Raghavi9860/UVM_based_Verification_of_APB_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492569213
git clone --depth 1 --no-tags https://github.com/ninglixin98/AHB_GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522598915
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499518333
git clone --depth 1 --no-tags https://github.com/BrianHGinc/BHG_I2C_init_RS232_debugger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525378073
git clone --depth 1 --no-tags https://github.com/LTDS-Capo/ProcessORC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513640887
git clone --depth 1 --no-tags https://github.com/antmicro/ahb-tl-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534550284
git clone --depth 1 --no-tags https://github.com/Reconfigurable-Computing/flex_BRAM_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535922655
git clone --depth 1 --no-tags https://github.com/pulp-platform/CUTIE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493728891
git clone --depth 1 --no-tags https://github.com/amiq-consulting/amiq_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507760948
git clone --depth 1 --no-tags https://github.com/lizhirui/MyRISC-VCore-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516677790
git clone --depth 1 --no-tags https://github.com/andreili/RISC-V-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533907587
git clone --depth 1 --no-tags https://github.com/hgoli02/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519338892
git clone --depth 1 --no-tags https://github.com/avinash-nonholonomy/olin-cafe-f22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538658456
git clone --depth 1 --no-tags https://github.com/tinylabs/crypto-rtl-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507687519
git clone --depth 1 --no-tags https://github.com/vishal1303/Thanos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502399131
git clone --depth 1 --no-tags https://github.com/antmicro/tl-ahb-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534553835
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532362979
git clone --depth 1 --no-tags https://github.com/chanum/uvm_spi_apb_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513161082
git clone --depth 1 --no-tags https://github.com/supranational/minroot_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504655245
git clone --depth 1 --no-tags https://github.com/nockieboy/YM2149_PSG_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528048675
git clone --depth 1 --no-tags https://github.com/xing-benjamin/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537926063
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/Processor_that_can_communicate_with_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516225939
git clone --depth 1 --no-tags https://github.com/cggewehr/RISCV-crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524807763
git clone --depth 1 --no-tags https://github.com/coverify/axi4reg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492761940
git clone --depth 1 --no-tags https://github.com/abrahamjdn/Systemverilog-Verification-MIPS-Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511058223
git clone --depth 1 --no-tags https://github.com/CompuSAR/control_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540781092
git clone --depth 1 --no-tags https://github.com/kashifminhas/IBEX-Design-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501519142
git clone --depth 1 --no-tags https://github.com/ninglixin98/SRAM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526706011
