Info: Generated by version: 23.4.1 build 205
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0.ip --synthesis=VERILOG --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0 --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_pio0.pio0: Add IOPLL for device family Agilex 5
Info: pcie_ed_pio0.pio0:  -- IOPLL Refclk_freq : 125
Info: pcie_ed_pio0.pio0: CLOCK_DIVIDER true
Info: pcie_ed_pio0.pio0: CLOCK_DIVIDER_OUTPUTS 2
Warning: pcie_ed_pio0.pio0.pio_master_reset: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_axi_st_areset_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_axi_lite_areset_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_subsystem_cold_rst_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_subsystem_warm_rst_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.ninit_done: No synchronous edges, but has associated clock
Info: pio0.intel_pio_clkCtrl: Clock Gating has been disabled. Uncheck Clock Division in the 'Clock Output Division' tab to access it again.
Info: pcie_ed_pio0: "Transforming system: pcie_ed_pio0"
Info: pcie_ed_pio0: "Naming system components in system: pcie_ed_pio0"
Info: pcie_ed_pio0: "Processing generation queue"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0_intel_pcie_pio_gts_234_bnb5jay"
Info: intel_pio_clkCtrl: "Generating: intel_pio_clkCtrl"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0_intel_pcie_pio_gts_intelclkctrl_234_dwo3zja"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0_intelclkctrl_200_f3nubzq"
Info: intel_pio_clkCtrl: Generating top-level entity pcie_ed_pio0_intelclkctrl_200_f3nubzq.
Info: intel_pio_clkCtrl: Verilog entity generation was successful
Info: pcie_ed_pio0: Done "pcie_ed_pio0" with 4 modules, 40 files
Info: Finished: Create HDL design files for synthesis
