INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/trial1/trial1.srcs/sources_1/new/behavioural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module behavioural
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/trial1/trial1.srcs/sim_1/new/dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module behavioural_tb
