# GN-gen_reg_module
 AXI4-Lite register block generator (CSV â†’ Verilog)
