{
  "id": "cv (895).pdf",
  "normalized_sections": {
    "EDUCATION": {
      "raw": "short curriculum vita e\nchita r. das\nof ce address:\nhome address:\ndepartment of computer science and engineering\n105 atlee cicle\nthe pennsylvania state university\nstate college, pa 16803\n354f ist building, university park, pa 16802\ntel: (814) 237-6362\ntel: (814) 865-0194 fax: (814) 865-3176\ne-mail: das cse.psu.edu\nurl: http://www.cse.psu.edu/ das\ncenter for advanced computer studies, university of louisiana, louisiana\n1986: ph.d. in computer science\nr.e.c. rourkela, sambalpur university, india",
      "degree": [
        "mba"
      ],
      "institution": [
        "college",
        "university"
      ],
      "years": [
        "19"
      ]
    },
    "WORK EXPERIENCE": {
      "raw": "1981: m.s. in electrical engineering\nb.i.t. sindri, ranchi university, india\n1976: b.s. in electronics and communication\nthe pennsylvania state university (1997 present), pennsylvania\nprofessor, department of computer science and engineering\nthe pennsylvania state university (1992 1997), pennsylvania\nassociate professor, department of ece and computer science and engineering\nthe pennsylvania state university (1986 1992), pennsylvania\nassistant professor, department of electrical and computer engineering\nuniversity of louisiana (1983 1986), louisiana\nresearch/teaching assistant, the center for advanced computer studies\nindian institute of technology (1981 1983), kharagpur, india\nlecturer, radar and communication center\nregional engineering college (1976 1981), rourkela, india\nlecturer, department of electrical engineering\nresearch interests:\nparallel & distributed computer architectures network of workstations (nows)/clusters communication\nnetworks & communication mechanisms resource management (scheduling) qos support in clusters and\ninternet performance evaluation fault-tolerant computing mobile computing multimedia systems.\n1\nselected journal papers (out of 40 )\n1. das, c. r. and l. n. bhuyan, bandwidth availability of multiple-bus multiprocessors, ieee\ntransactions on computers, special issue on parallel processing, pp. 918-926, october 1985.\n2. lin, w., t. l. sheu, c. r. das, t.-y. feng, and c. l. wu, a con ict-free routing scheme on\nmultistage interconnection networks, ieee transactions on computers, 38(8):1086-1097, august\n1989.\n3. das, c. r., j. t. kreulen, m. j. thazhuthaveetil, and l. n. bhuyan, dependability modeling for\nmultiprocessors, ieee computer, 23(10):7-19, october 1990.\n4. kim, j., c. r. das, and w. lin, a top-down processor allocation scheme for hypercube comput-\ners, ieee transactions on parallel and distributed systems, 2(1):20-30, january 1991.\n5. das, c. r. and j. kim, a uni ed task-based dependability model for hypercube computers, ieee transactions on parallel and distributed systems, 3(3):312-324, may 1992.\n6. das, c. r., p. mohapatra, l. tien, and l. n. bhuyan, an availability model for min-based multi-\nprocessors, ieee transactions on parallel and distributed systems, pp. 1118-1129, october 1993.\n7. mohapatra, p., c. r. das, and t.-y. feng, performance analysis of cluster-based multiprocessors, ieee transactions on computers, 43(1):109-114, january 1994.\n8. yang, m. k. and c. r. das, a parallel branch-and-bound algorithm on a class of multiprocessors, ieee transactions on parallel and distributed systems, 5(1):74-86, january 1994.\n9. kim, j. and c. r. das, hypercube communication delay with wormhole routing, ieee transac-\ntions on computers, 43(7):806-814, july 1994.\n10. yu, c. s. and c. r. das, disjoint task allocation algorithms for min machines with minimal\ncon icts, ieee transactions on parallel and distributed systems, 6(4):373-387, april 1995.\n11. mohapatra, p., c. yu, and c. r. das, a lazy scheduling scheme for hypercube computers, journal\nof parallel and distributed computing, 27(1):26-37, may 1995.\n12. mohapatra, p. and c. r. das, on dependability evaluation of mesh connected systems, ieee\ntransactions on computers, 44(9):1073-1084, september 1995.\n13. sheu, t.-l., w. lin, and c. r. das, distributed fault diagnosis in multistage network-based mul-\ntiprocessors, ieee transactions on computers, 44(9):1085-1095, september 1995.\n14. mohapatra, p. and c. r. das, performance analysis of finite-buffered asynchronous multistage\ninterconnection networks, ieee transactions on parallel and distributed systems, 7(1):18-25, jan-\nuary 1996.\n15. mohapatra, p., c. yu, and c. r. das, allocation and mapping based reliability analysis of multi-\nstage interconnection networks, ieee transactions on computers, 45(5):600-606, may 1996.\n16. boura, y. and c. r. das, performance analysis of buffering schemes in wormhole routers, ieee\ntransactions on computers, 46(6):687-694, june 1997.\n17. vaidya, a., c. r. das, and a. sivasubramaniam, a testbed for evaluation of fault-tolerant rout-\ning in multiprocessor interconnection networks, ieee transactions on parallel and distributed\nsystems, special issue on fault-tolerant routing, 10(10):1052-1066, october 1999.\n18. kasbekar, m., c. narayan, and c. r. das, selective checkpointing and rollback in multi-threaded\nobject-oriented environment, ieee transactions on reliability, selected as one of the four best\npapers from the 1999 paci c-rim dependable computing symposium, 48(4):325-337, december\n1999.\n2\n19. vaidya, a., c. r. das, and a. sivasubramaniam, impact of virtual channel and adaptive routing on\napplication performance, ieee transactions on parallel and distributed systems, 12(2):223-237,\nfebruary 2001.\n20. yoo. b. s. and c. r. das, a fast and ef cient allocation scheme for mesh-connected multicom-\nputers, ieee transactions on computers, 51(1):46-60, january 2002.\n21. yum, k. h., e. j. kim, a. s. vaidya, and c. r. das, mediaworm: a qos capable router archi-\ntecture for clusters, ieee transactions on parallel and distributed systems, vol. 13, no. 12, pp.\n1261-1274, december 2002.\n22. cao, g., l. yin, and c. r. das, a cooperative cache based data access framework for ad hoc\nnetworks , ieee computer, pp. 32-39, feb. 2004.\n23. sarahan, n and c. r. das, caching and scheduling in nad-based multimedia servers , ieee\ntransactions on parallel and distributed systems, vol. 15, no. 10, pp. 921-933, oct. 2004.\n24. kim, e. j., k. h. yum, g. m. link, n. vijayakrishnan, m. kandemir, m. j. irwin, and c. r. das, energy optimization techniques in cluster interconnects, ieee transactions on computers, special\nissue on low-power design, 2005.\n25. deng, x. s. yi, g. kesidis, and c. r. das, a control theoretic analysis of active queue manage-\nment schemes, to appear in it ieee transactions on networking.\n26. kim, e. j., k. h. yum, and c. r. das, exploring iba design space for improved performance, to\nappear in ieee transactions on parallel and distributed systems.\n27. kim, j.h, g. s. choi, and c. r. das, a ssl backend forwarding scheme in cluster-based web\nservers, to appear in ieee transactions on parallel and distributed systems.\nselected refereed conference papers (out of 130 )\n1. bhuyan, l. n. and c. r. das, dependability evaluation of multicomputer networks, international\nconference on parallel processing, pp. 576-583, august 1986.\n2. das, c. r. and j. kim, an analytical model for computing hypercube availability, international\nsymposium on fault-tolerant computing systems, pp. 530-537, june 1989.\n3. kim, j., c. r. das, and w. lin, a processor allocation scheme for hypercube computers, inter-\nnational conference on parallel processing, (ii), pp. 231-238. (daniel l. slotnick award for the\nmost original paper), august 1989.\n4. das, c. r., l. tien, and l. n. bhuyan, availability evaluation of min-connected multiprocessors\nusing decomposition technique, international symposium on fault-tolerant computing systems,\npp. 176-183, june 1990.\n5. kim, j. and c. r. das, modeling wormhole routing in a hypercube, international conference on\ndistributed computing systems, pp. 386-393, may 1991. (outstanding paper award).\n6. yang, m. k. and c. r. das, a parallel branch-and-bound algorithm for min-based multiproces-\nsors, (poster paper) acm sigmetrics conference on measurements and modeling of computer\nsystems, pp. 222-233, may 1991.\n7. kim, j. and c. r. das, on subcube dependability in a hypercube, acm sigmetrics conference\non measurements and modeling of computer systems, pp. 111-119, may 1991.\n8. algudady, m. s., c. r. das, and m. j. thazhuthaveetil, cache-based checkpointing scheme for\nmin-based multiprocessors, international conference on parallel processing, pp. 497-500, august\n1991.\n3\n9. yu, c. s. and c. r. das, multitasking in multistage interconnection network machines, interna-\ntional conference on distributed computing systems, pp. 30-37, june 1992.\n10. kim, j., k. g. shin, and c. r. das, performability evaluation of gracefully degradable hypercube\nmulticomputers, workshop on fault-tolerant parallel and distributed systems, pp. 140-147, july\n1992.\n11. boura, y. and c. r. das, a class of partially adaptive routing algorithms for n-dimensional\nmeshes, international conference on parallel processing, iii, pp. 175-182, august 1993.",
      "companies": [
        "lab"
      ],
      "titles": [
        "engineer",
        "intern"
      ],
      "years": [
        "19",
        "20"
      ]
    },
    "PROJECTS": {
      "raw": "12. boura, y. m. and c. r. das. ef cient fully adaptive wormhole routing in n-dimensional meshes, international conference on distributed computing systems, pp. 589-596, june 1994.\n13. yu, c. and c. r. das, limit allocation: an ef cient processor management scheme for hyper-\ncubes, international conference on parallel processing, ii, pp. 143-150, august 1994.\n14. boura, y. m. and c. r. das, modeling virtual channel flow control in hypercubes, ieee sympo-\nsium on high performance computer architecture(hpca-1), pp. 166-175, january 1995.\n15. rahman, s. and c. r. das, parallel simulation of mesh routing algorithms, international confer-\nence on distributed computing systems, pp. 158-165, may 1996.\n16. chodnekar, s., v. srinivasan, a. vaidya, a. sivasubramaniam, and c. r. das, towards a commu-\nnication characterization methodology for parallel applications, ieee symposium on high perfor-\nmance computer architecture(hpca-3), pp. 310-319, february 1997.\n17. kasbekar, m., c. narayan, and c. r. das, using re ection for checkpointing objected oriented\nprograms, oopsla, pp. 71-75, vancouver, canada, october 1998.\n18. vaidya, a., a. sivasubramaniam, and c. r. das, lapses: a recipe for high performance adaptive\nrouter design, ieee symposium on high performance computer architecture(hpca-5), pp. 236-\n243, orlando, january 1999.\n19. nagar, s., a. banerjee, a. sivasubramaniam, and c. r. das, a closer look at co-scheduling\napproaches for a network of workstations, eleventh acm symposium on parallel algorithms and\narchitectures (spaa), pp. 96-105, st. malo, france, june 1999.\n20. kasbekar, m., s. yajnik, r. klemm, y. huang, and c. r. das, issues in the design of a re ective\nlibrary for checkpointing for c objects, symposium on reliable distributed systems (srds),\npp. 224-233, lausanne, switzerland, october 1999.\n21. yum, k. h., a. vaidya, c. r. das, and a. sivasubramaniam, investigating qos support for traf c\nmixes with the mediaworm router, ieee symposium on high performance computer architecture\n(hpca-6), pp. 97-106, france, january 2000.\n22. kim, s., c. r. das, and a. sivasubramaniam, performance analysis of a buffer management\ntechnique for interactive video-on-demand international conference on multimedia modeling\n(mmm 2000), japan, november 2000.\n23. kasbekar, m. and c. r. das, selective checkpointing and rollbacks in multithreaded distributed\nsystems, international conference on distributed computing systems (icdcs), pp. 39-46, arizona,\napril 2001.\n24. yum, k. h., e. j. kim, and c. r. das, qos provisioning in clusters: an investigation of router\nand nic design, proc. international symposium on computer architecture(isca), pp. 120-129,\nsweden, june 2001.\n25. kim, e. j., k. h. yum, and c. r. das, an analytical model for a qos capable cluster interconnect, proc. inter. conf. on measurement, modeling and evaluation of computer and communication\nsystems (mmb), pp. 9-24, germany, september 2001.\n4\n26. yum, k.h., e. j. kim, g. viswanathan, c. r. das, m. yousif and j. duato, integrated admission and\ncongestion control for qos support in clusters, proc. of ieee int. conf. on cluster computing,\npp. 325-332, chicago, september 2002.\n27. yi, s., x. deng, g. kesidis, and c. r. das, providing fairness in the diffserv architecture proc.\nof ieee globecom 2002, pp. 1435-1439, taipei, november 2002.\n28. deng, x. s. yi, g. kesidis, and c. r. das, stabilized virtual buffer - an active queue management\nscheme for internet quality of service, proc. of ieee globecom 2002, pp. 1628-1632, taipei,\nnovember 2002.\n29. kim, e. j., k. h. yum, n. kim, c. r. das, m. yousif and j. duato, performance enhancement\ntechniques for in nibandtm architecture, proc. of the 9th international symposium on high-\nperformance computer architecture(hpca-9), pp. 256-264, february 2003.\n30. sarhan, n. and c. r. das, an integrated resource sharing policy for multimedia storage servers\nbased on network-attached disks, proc. of the twenty-third international conference on dis-\ntributed computing systems (icdcs 2003), pp.136-143, providence, ri, may 2003.\n31. lim, s., s-t. park, w.-c. lee, g. gao, c. r. das and c. l. giles, a caching mechanism for\nimproving internet based mobile ad hoc networks performance, proc. of the 12th international\nworld wide web conference (www 2003), budapest, hungary, may 2003.\n32. kim, e. j., k.h. yum, g. link, n. vijaykrishnan, m. kandemir, m. yousif, and m. j. irwin and\nc. r. das, energy optimization techniques in cluster interconnects, proc. of the international\nsymposium on low power electronics and design (islped 03), august 2003.\n33. deng, x., s. yi, g. kesidis, and c. r. das, a control theoretic approach for designing adaptive\nactive queue management schemes, proc. of ieee globecom 03, san francisco, ca, dec.\n2003.\n34. kim, j-h., g. s. choi, d. ersoz and c. r. das, improving response time in cluster-based web\nservers through coscheduling , proc. of the 18th international parallel & distributed processing\nsymposium (ipdps), april 2004.\n35. choi, g. s., j-h. kim, d. ersoz, a. yoo and c. r. das, coscheduling in clusters: is it a viable\nalternative , proc. of super computing (sc), november 2004.\n36. kim, j., d. park, t. theochar, n. vijaykrishnan, and c. r. das, a low latency router supporting\nadaptivity for on-chip interconnects, proc. of the 42th design automation conference (dac),\nanaheim, california, june 2005.\n37. choi, g. s., j-h. kim, d. ersoz and c. r. das, a multi-threaded pipelined web server archi-\ntecture for smp/soc machines, proc. of 14th international world wide web conference, (www),\nmay 2005.\n38. kim, j-h., g. s. choi and c. r. das, improving performance of cluster-based secure application\nservers with user-level communication, proc. of international conference on data engineering\n(icde), tokyo, april 2005.\n39. lim, s., c. yu, c. r. das, rcast: a randomized communication scheme for improving energy ef- ciency in manets, proc. of the 25th international conference on distributed computing systems\n(icdcs), columbus, ohio, june 2005.\n40. choi, g. s., j-h. kim, d. ersoz and c. r. das, exploiting nic memory for improving cluster-\nbased webserver performance, proc. of the ieee international conference on cluster computing,\nboston, 2005.\n5\n41. kim j-h., g. s. choi and c. r. das, a load balancing scheme for cluster-based secure network\nservers, proc. of the ieee international conference on cluster computing, boston, 2005.\n42. kim, j., d. park, c. nicopoulosr, n. vijayakrishnan, and c. r. das, design and analysis of an noc\narchitecture from performance, reliability and energy perspective, proc. of the 1st symposium on\narchitectures for networking and communications systems (ancs), princeton, nj, oct. 2005.\n43. richardson, t. d., c. nicopoulosr, d. park, n. vijayakrishnan, y. xie, and c. r. das, a hybrid soc\ninterconnect with dynamic tdma-based transaction-less buses and on-chip networks, proc. of\nthe proceedings of the vlsi design , 2006\n44. kim, j., d. park, c. a. nicopoulos, n. vijaykrishnan, and c. r. das, performance enhancement\nthrough early release and buffer optimization in network-on-chip router architectures, in the\nspecial workshop on future interconnects and networks on chip, at design automation and test in\neurope (date 06).\n45. park, d., c. a. nicopoulos, j. kim, n. vijaykrishnan, and c. r. das, exploring fault-tolerant\nnetwork-on-chip architectures , proceedings of dependable systems and networks (dsn06), pp.\n93-102, philadelphia, 2006\n46. park, d., c. a. nicopoulos, j. kim, n. vijaykrishnan, and c. r. das, a distributed multi-point\nnetwork interface for low-latency, deadlock-free on-chip interconnects , proceedings of the in-\nternational conference on nano-networks (nano-net 2006), lausanne, switzerland.\n47. kim, j., c. a. nicopoulos, d. park , n. vijaykrishnan, m. yousif, and c. r. das, a gracefully\ndegrading and energy-ef cient modular router architecture for on-chip networks , proceedings\nof the international symposium on computer architecture (isca06), pp. 4-15, boston, 2006\n48. nicopoulos, c. a., d. park, j. kim, n. vijaykrishnan, m. yousif, and c. r. das, vichar: a dynamic\nvirtual channel regulator for network-on-chip routers , to appear in the proceedings of the 39th\ninternational symposium on microarchitecture, micro-39, december 2006.\nstudent supervision:\nph.d. students : 26 (19 completed)\nm.s. students : 50 b.s. (honors students): 15 scalable and ef cient scheduling techniques for clusters. national science foundation, pi, 2001-2004, 254,883.\nqos provisioning in in niband architecture (iba) for system area networks. national science founda-\ntion, pi, 2002-2005, 331,964.\ni3c: an infrastructure for innovation in information computing. research infrastructure grant, national\nscience foundation, (with r. acharya, c. l. giles, m. j. irwin, and p. e. plassmann), pi, 2002-2007, 2,561,036 (includes 765,307 university matching).\nexploring network-on-chip (noc) architecture design space. national science foundation, pi, 2004-\n2007, 190,000.",
      "keywords": [
        "analysis",
        "app",
        "model",
        "system",
        "web"
      ]
    },
    "ACHIEVEMENTS": "exploring cluster-based data center design space for high performance and dependability. national\nscience foundation, pi, 2005-2008, 346,529.\n6\npurposeful node mobility for mission-oriented sensor networks. national science foundation, (with g.\ncao, t. laporta, and g. kesidis), 2005-2008, 450,000.\nprotecting tcp congestion control: tools for design, analysis, and emulation. national science foun-\ndation, co-pi, (with g. kesidis), 2005-2008, 350,000, total grant with purdue university 675,000.\nimpact of user-level communication on data center performance, intel research, pi, 2005-2008, 195,000.\nfellow of ieee\ndaniel l. slotnick award for the best original paper.\na processor allocation scheme for hypercube computers, international conference on parallel process-\ning, aug. 1989.\nieee computer society outstanding paper award.\nmodeling wormhole routing in a hypercube, international conference on distributed computing sys-\ntems, may 1991.\nbest paper award.",
    "ACTIVITIES": "selective checkpointing and rollbacks in multi-threaded object-oriented environment, paci c-rim de-\npendable computing (prdc) symposium, december 1999.\nteaching award.\ndepartment of computer science and engineering, 2001.\nassociate editor, ieee transactions on computers, 2001-2004\nassociate editor, ieee transactions on parallel and distributed systems, 1994-1997\nchair, ieee technical committee on distributed processing (tcdp), 2002-.\nieee (cs) fellow selection committee, 2002-.\neidtor-in-chief seacrch committee member, ieee transactions on dependable and secure computing,\n2003.\nchair, ieee tpds eic evaluation committee, 2002-2003.\nmember, advisory board, ieee technical committee on computer architecture (tcca), 1995-1998\nprogram chair, international conference on high performance computer architecture (hpca), 2006.\ngeneral co-chair, international conference on parallel processing, 1996\ngeneral chair, euro-par workshop on routing and communication in networks, passau, 1997\nprogram chair, 6th international conference on advanced computing , india, 1998\nworkshop chair international conference on parallel processing, 1998\nprogram chair, 7th international conference on advanced computing , india, 1999\ngeneral chair, international conference on information technology,, india, december 2001\nprogram committee member of various international conferences such as hpca, sigmetrics, icdcs,\nipdps, icpp, ics, ftcs, prdc, mascot, adcom, and hipc.\nsession chair, icpp, icdcs, ftcs, prdc, hpca\n7"
  }
}