# sap1
The Model and Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware logic.

Hardware Design:
![https://github.com/MeadeRobert/sap1/blob/master/images/hardware.jpg](https://github.com/MeadeRobert/sap1/blob/master/images/hardware.jpg)

Current Logisim Design:
![https://github.com/MeadeRobert/sap1/blob/master/images/sar_test_0.PNG](https://github.com/MeadeRobert/sap1/blob/master/images/sar_test_0.PNG)

Ben Eater's Design with JLZ instruction added:
![https://github.com/MeadeRobert/sap1/blob/master/images/fibonacci_0.PNG](https://github.com/MeadeRobert/sap1/blob/master/images/fibonacci_0.PNG)

