# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure


Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: M.Saidharshan.
RegisterNumber:  212222050049


## Program:
![234517795-b166658a-169a-4b51-bc79-374beb31a2cd-1](https://github.com/maaplasai7/Experiment--02-Implementation-of-combinational-logic-/assets/134155273/29218ba8-dc52-486c-95b5-f5838d87c302)



## RTL realization

## Output:
![234518143-fc4904f4-3b9e-42fa-b40b-415a32a587d9](https://github.com/maaplasai7/Experiment--02-Implementation-of-combinational-logic-/assets/134155273/6d5bce1d-c569-4270-bbe5-20cba746a111)

## RTL
![234518026-91c66ba2-fd52-4009-a773-15c7839ea208](https://github.com/maaplasai7/Experiment--02-Implementation-of-combinational-logic-/assets/134155273/8d12b8dc-c560-499d-a47c-66c3da75da83)

## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
