Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  1 03:05:13 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file e1_Count_consec_ones_timing_summary_routed.rpt -pb e1_Count_consec_ones_timing_summary_routed.pb -rpx e1_Count_consec_ones_timing_summary_routed.rpx -warn_on_violation
| Design       : e1_Count_consec_ones
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_CS_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.699        0.000                      0                  338        0.185        0.000                      0                  338        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.699        0.000                      0                  338        0.185        0.000                      0                  338        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[13]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.568ns (31.258%)  route 3.448ns (68.742%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.843    10.335    max[31]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  max_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  max_reg[13]_lopt_replica/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    max_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.568ns (31.258%)  route 3.448ns (68.742%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.843    10.335    max[31]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  max_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  max_reg[28]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    max_reg[28]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.568ns (31.258%)  route 3.448ns (68.742%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.843    10.335    max[31]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  max_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  max_reg[29]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    max_reg[29]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.568ns (31.258%)  route 3.448ns (68.742%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.843    10.335    max[31]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  max_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  max_reg[30]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    max_reg[30]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.568ns (31.258%)  route 3.448ns (68.742%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.843    10.335    max[31]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  max_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  max_reg[31]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    max_reg[31]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.826ns (36.499%)  route 3.177ns (63.501%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     5.321    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.456     5.777 f  idx_reg[4]/Q
                         net (fo=3, routed)           0.955     6.732    idx[4]
    SLICE_X87Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.856 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.856    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.397    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.511    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.625    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.782 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           1.067     8.849    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.329     9.178 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.145    10.324    idx[31]_i_2_n_0
    SLICE_X86Y78         FDRE                                         r  idx_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  idx_reg[29]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X86Y78         FDRE (Setup_fdre_C_CE)      -0.205    15.041    idx_reg[29]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.826ns (36.499%)  route 3.177ns (63.501%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     5.321    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.456     5.777 f  idx_reg[4]/Q
                         net (fo=3, routed)           0.955     6.732    idx[4]
    SLICE_X87Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.856 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.856    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.397    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.511    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.625    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.782 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           1.067     8.849    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.329     9.178 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.145    10.324    idx[31]_i_2_n_0
    SLICE_X86Y78         FDRE                                         r  idx_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  idx_reg[30]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X86Y78         FDRE (Setup_fdre_C_CE)      -0.205    15.041    idx_reg[30]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.826ns (36.499%)  route 3.177ns (63.501%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     5.321    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.456     5.777 f  idx_reg[4]/Q
                         net (fo=3, routed)           0.955     6.732    idx[4]
    SLICE_X87Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.856 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.856    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.397    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.511    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.625    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.782 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           1.067     8.849    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.329     9.178 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.145    10.324    idx[31]_i_2_n_0
    SLICE_X86Y78         FDRE                                         r  idx_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  idx_reg[31]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X86Y78         FDRE (Setup_fdre_C_CE)      -0.205    15.041    idx_reg[31]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.568ns (31.203%)  route 3.457ns (68.797%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.851    10.344    max[31]_i_1_n_0
    SLICE_X84Y75         FDRE                                         r  max_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X84Y75         FDRE                                         r  max_reg[24]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y75         FDRE (Setup_fdre_C_CE)      -0.169    15.070    max_reg[24]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 new_max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.568ns (31.203%)  route 3.457ns (68.797%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  new_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  new_max_reg[0]/Q
                         net (fo=6, routed)           1.545     7.320    new_max[0]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.444 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.444    max[31]_i_37_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.957 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.957    max_reg[31]_i_21_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.074    max_reg[31]_i_12_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.200    max_reg[31]_i_3_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.317 r  max_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           1.052     9.368    max_reg[31]_i_2_n_0
    SLICE_X85Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.492 r  max[31]_i_1/O
                         net (fo=48, routed)          0.851    10.344    max[31]_i_1_n_0
    SLICE_X84Y75         FDRE                                         r  max_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X84Y75         FDRE                                         r  max_reg[25]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y75         FDRE (Setup_fdre_C_CE)      -0.169    15.070    max_reg[25]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 new_max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.678%)  route 0.132ns (48.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  new_max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  new_max_reg[7]/Q
                         net (fo=5, routed)           0.132     1.788    new_max[7]
    SLICE_X85Y72         FDRE                                         r  max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  max_reg[7]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X85Y72         FDRE (Hold_fdre_C_D)         0.075     1.603    max_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 new_max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.678%)  route 0.132ns (48.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  new_max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  new_max_reg[7]/Q
                         net (fo=5, routed)           0.132     1.788    new_max[7]
    SLICE_X85Y71         FDRE                                         r  max_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X85Y71         FDRE                                         r  max_reg[7]_lopt_replica/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y71         FDRE (Hold_fdre_C_D)         0.072     1.601    max_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 new_max_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.803%)  route 0.154ns (52.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  new_max_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  new_max_reg[18]/Q
                         net (fo=4, routed)           0.154     1.807    new_max[18]
    SLICE_X84Y74         FDRE                                         r  max_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X84Y74         FDRE                                         r  max_reg[18]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y74         FDRE (Hold_fdre_C_D)         0.063     1.610    max_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 new_max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.996%)  route 0.118ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X82Y73         FDRE                                         r  new_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  new_max_reg[9]/Q
                         net (fo=5, routed)           0.118     1.760    new_max[9]
    SLICE_X85Y73         FDRE                                         r  max_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  max_reg[9]_lopt_replica/C
                         clock pessimism             -0.501     1.526    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.025     1.551    max_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 new_max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.626%)  route 0.135ns (51.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  new_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  new_max_reg[8]/Q
                         net (fo=5, routed)           0.135     1.779    new_max[8]
    SLICE_X85Y73         FDRE                                         r  max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  max_reg[8]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.022     1.548    max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 new_max_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.291%)  route 0.155ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  new_max_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  new_max_reg[21]/Q
                         net (fo=4, routed)           0.155     1.795    new_max[21]
    SLICE_X85Y74         FDRE                                         r  max_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  max_reg[21]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X85Y74         FDRE (Hold_fdre_C_D)         0.016     1.563    max_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 new_max_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.535%)  route 0.130ns (50.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X82Y73         FDRE                                         r  new_max_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  new_max_reg[13]/Q
                         net (fo=5, routed)           0.130     1.772    new_max[13]
    SLICE_X84Y73         FDRE                                         r  max_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  max_reg[13]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.009     1.535    max_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 new_max_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.178%)  route 0.178ns (55.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  new_max_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  new_max_reg[29]/Q
                         net (fo=4, routed)           0.178     1.834    new_max[29]
    SLICE_X85Y75         FDRE                                         r  max_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  max_reg[29]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X85Y75         FDRE (Hold_fdre_C_D)         0.070     1.595    max_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 new_max_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.420%)  route 0.208ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  new_max_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  new_max_reg[22]/Q
                         net (fo=4, routed)           0.208     1.862    new_max[22]
    SLICE_X85Y74         FDRE                                         r  max_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  max_reg[22]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X85Y74         FDRE (Hold_fdre_C_D)         0.072     1.619    max_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 new_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.848%)  route 0.188ns (57.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X82Y73         FDRE                                         r  new_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  new_max_reg[6]/Q
                         net (fo=5, routed)           0.188     1.842    new_max[6]
    SLICE_X85Y71         FDRE                                         r  max_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X85Y71         FDRE                                         r  max_reg[6]_lopt_replica/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y71         FDRE (Hold_fdre_C_D)         0.070     1.599    max_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    idx_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    idx_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    idx_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    idx_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y74    idx_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y74    idx_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y75    idx_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y75    idx_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y75    idx_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    idx_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    idx_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    idx_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    idx_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    idx_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    idx_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    idx_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    idx_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    idx_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    idx_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    idx_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    idx_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    FSM_sequential_CS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    FSM_sequential_CS_reg[1]/C



