--- verilog_synth
+++ uhdm_synth
@@ -1,23 +1,23 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-16.10" *)
+(* top =  1  *)
 module mul_sync_enable_test(clk, rst, en, a, b, p);
-(* src = "dut.sv:2.16-2.19" *)
+(* src = "dut.sv:1.30-1.33" *)
 input clk;
 wire clk;
-(* src = "dut.sv:2.21-2.24" *)
+(* src = "dut.sv:1.35-1.38" *)
 input rst;
 wire rst;
-(* src = "dut.sv:2.26-2.28" *)
+(* src = "dut.sv:1.40-1.42" *)
 input en;
 wire en;
-(* src = "dut.sv:3.22-3.23" *)
+(* src = "dut.sv:1.44-1.45" *)
 input [5:0] a;
 wire [5:0] a;
-(* src = "dut.sv:4.22-4.23" *)
+(* src = "dut.sv:1.47-1.48" *)
 input [2:0] b;
 wire [2:0] b;
-(* src = "dut.sv:5.22-5.23" *)
+(* src = "dut.sv:1.50-1.51" *)
 output [8:0] p;
 wire [8:0] p;
 wire _000_;
@@ -508,6 +508,7 @@
 .B(_037_),
 .Y(_075_[6])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[0]  /* _156_ */ (
 .C(clk),
@@ -516,6 +517,7 @@
 .Q(p[0]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[1]  /* _157_ */ (
 .C(clk),
@@ -524,6 +526,7 @@
 .Q(p[1]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[2]  /* _158_ */ (
 .C(clk),
@@ -532,6 +535,7 @@
 .Q(p[2]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[3]  /* _159_ */ (
 .C(clk),
@@ -540,6 +544,7 @@
 .Q(p[3]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[4]  /* _160_ */ (
 .C(clk),
@@ -548,6 +553,7 @@
 .Q(p[4]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[5]  /* _161_ */ (
 .C(clk),
@@ -556,6 +562,7 @@
 .Q(p[5]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[6]  /* _162_ */ (
 .C(clk),
@@ -564,6 +571,7 @@
 .Q(p[6]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[7]  /* _163_ */ (
 .C(clk),
@@ -572,6 +580,7 @@
 .Q(p[7]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
 \$_SDFFE_PP0P_  \p_reg[8]  /* _164_ */ (
 .C(clk),
