// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vcore_v_mcu__Syms.h"


void Vcore_v_mcu::traceChgSub3(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode + 18530);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*95:0*/ __Vtemp10858[3];
    WData/*95:0*/ __Vtemp10859[3];
    WData/*95:0*/ __Vtemp10861[3];
    WData/*95:0*/ __Vtemp10862[3];
    WData/*95:0*/ __Vtemp10863[3];
    WData/*95:0*/ __Vtemp10864[3];
    WData/*95:0*/ __Vtemp10865[3];
    WData/*95:0*/ __Vtemp10866[3];
    WData/*127:0*/ __Vtemp10867[4];
    // Body
    {
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x20U])) {
            tracep->chgIData(oldp+0,((0xfffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                   << 0x18U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                     >> 8U)))),20);
            tracep->chgBit(oldp+1,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                          >> 2U))));
            tracep->chgIData(oldp+2,((0x7ffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                   << 0x1aU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                     >> 6U)))),19);
            tracep->chgIData(oldp+3,((0xfffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                   << 0x18U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                     >> 8U)))),20);
            tracep->chgBit(oldp+4,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                          >> 5U))));
            tracep->chgIData(oldp+5,((0x7ffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                   << 1U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                     >> 0x1fU)))),19);
            tracep->chgIData(oldp+6,((0xfffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                   << 0x1cU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                     >> 4U)))),20);
            tracep->chgBit(oldp+7,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                          >> 3U))));
            tracep->chgIData(oldp+8,((0x7ffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                   << 7U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                     >> 0x19U)))),19);
            tracep->chgIData(oldp+9,((0xfffffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                   << 4U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                     >> 0x1cU)))),20);
            tracep->chgBit(oldp+10,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 3U))));
            tracep->chgIData(oldp+11,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                    << 7U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                      >> 0x19U)))),19);
            tracep->chgIData(oldp+12,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                      >> 0x1cU)))),20);
            tracep->chgBit(oldp+13,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 4U))));
            tracep->chgIData(oldp+14,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                      >> 0xcU)))),19);
            tracep->chgIData(oldp+15,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                      >> 0x10U)))),20);
            tracep->chgBit(oldp+16,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 6U))));
            tracep->chgIData(oldp+17,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                      >> 0x12U)))),19);
            tracep->chgIData(oldp+18,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                      >> 0x18U)))),20);
            tracep->chgBit(oldp+19,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 5U))));
            tracep->chgIData(oldp+20,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                    << 1U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                      >> 0x1fU)))),19);
            tracep->chgIData(oldp+21,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                      >> 4U)))),20);
            tracep->chgBit(oldp+22,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 7U))));
            tracep->chgIData(oldp+23,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                      >> 5U)))),19);
            tracep->chgIData(oldp+24,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                      >> 0xcU)))),20);
            tracep->chgBit(oldp+25,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 6U))));
            tracep->chgIData(oldp+26,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                      >> 0x12U)))),19);
            tracep->chgIData(oldp+27,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                      >> 0x18U)))),20);
            tracep->chgBit(oldp+28,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 8U))));
            tracep->chgIData(oldp+29,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                      >> 0x18U)))),19);
            tracep->chgIData(oldp+30,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U])),20);
            tracep->chgBit(oldp+31,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 7U))));
            tracep->chgIData(oldp+32,((0x7ffffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
                                                   >> 5U))),19);
            tracep->chgIData(oldp+33,((0xfffffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                   >> 0xcU))),20);
            tracep->chgWData(oldp+34,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+37,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+38,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+41,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+42,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgBit(oldp+43,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+44,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+45,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgWData(oldp+46,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+49,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+50,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+53,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+54,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgBit(oldp+55,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+56,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+57,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgIData(oldp+58,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+59,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+60,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+61,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgIData(oldp+62,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+63,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+64,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+65,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgIData(oldp+66,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+67,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
            tracep->chgIData(oldp+68,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+69,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
            tracep->chgIData(oldp+70,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+71,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
            tracep->chgIData(oldp+72,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+73,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
            tracep->chgIData(oldp+74,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+75,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
            tracep->chgIData(oldp+76,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+77,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
            tracep->chgIData(oldp+78,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+79,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
            tracep->chgIData(oldp+80,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+81,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
            tracep->chgBit(oldp+82,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
            tracep->chgBit(oldp+83,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x21U])) {
            tracep->chgBit(oldp+84,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__uart_tx_o));
            tracep->chgBit(oldp+85,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready));
            tracep->chgBit(oldp+86,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_stop_bits));
            tracep->chgBit(oldp+87,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_parity_en));
            tracep->chgSData(oldp+88,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_div),16);
            tracep->chgCData(oldp+89,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits),2);
            tracep->chgCData(oldp+90,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_rx_sync),3);
            tracep->chgCData(oldp+91,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync),3);
            tracep->chgBit(oldp+92,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_tx_sample));
            tracep->chgBit(oldp+93,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_rx_sample));
            tracep->chgBit(oldp+94,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity));
            tracep->chgBit(oldp+95,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready)))));
            tracep->chgCData(oldp+96,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+97,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+98,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
            tracep->chgBit(oldp+99,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))));
            tracep->chgBit(oldp+100,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                                            >> 2U))));
            tracep->chgCData(oldp+101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS),3);
            tracep->chgCData(oldp+102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data),8);
            tracep->chgCData(oldp+103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count),3);
            tracep->chgCData(oldp+104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count_next),3);
            tracep->chgCData(oldp+105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__s_target_bits),3);
            tracep->chgBit(oldp+106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit));
            tracep->chgBit(oldp+107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next));
            tracep->chgSData(oldp+108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baud_cnt),16);
            tracep->chgBit(oldp+109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en));
            tracep->chgBit(oldp+110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__bit_done));
            tracep->chgBit(oldp+111,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                                            >> 2U))));
            tracep->chgBit(oldp+112,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))));
            tracep->chgCData(oldp+113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS),3);
            tracep->chgCData(oldp+114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__NS),3);
            tracep->chgCData(oldp+115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync),3);
            tracep->chgCData(oldp+116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count),3);
            tracep->chgCData(oldp+117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count_next),3);
            tracep->chgCData(oldp+118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_target_bits),3);
            tracep->chgBit(oldp+119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit));
            tracep->chgBit(oldp+120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next));
            tracep->chgSData(oldp+121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baud_cnt),16);
            tracep->chgBit(oldp+122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baudgen_en));
            tracep->chgBit(oldp+123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done));
            tracep->chgBit(oldp+124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__start_bit));
            tracep->chgBit(oldp+125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_rx_fall));
            tracep->chgBit(oldp+126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity));
            tracep->chgBit(oldp+127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity));
            tracep->chgBit(oldp+128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_err_clear));
            tracep->chgCData(oldp+129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a),2);
            tracep->chgCData(oldp+130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a),2);
            tracep->chgCData(oldp+131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x22U])) {
            tracep->chgBit(oldp+132,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
            tracep->chgBit(oldp+133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
            tracep->chgIData(oldp+134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgBit(oldp+135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x23U])) {
            tracep->chgBit(oldp+138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__uart_tx_o));
            tracep->chgBit(oldp+139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready));
            tracep->chgBit(oldp+140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_stop_bits));
            tracep->chgBit(oldp+141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_parity_en));
            tracep->chgSData(oldp+142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_div),16);
            tracep->chgCData(oldp+143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits),2);
            tracep->chgCData(oldp+144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_rx_sync),3);
            tracep->chgCData(oldp+145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync),3);
            tracep->chgBit(oldp+146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_tx_sample));
            tracep->chgBit(oldp+147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_rx_sample));
            tracep->chgBit(oldp+148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity));
            tracep->chgBit(oldp+149,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready)))));
            tracep->chgCData(oldp+150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
            tracep->chgBit(oldp+153,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))));
            tracep->chgBit(oldp+154,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                                            >> 2U))));
            tracep->chgCData(oldp+155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS),3);
            tracep->chgCData(oldp+156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data),8);
            tracep->chgCData(oldp+157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count),3);
            tracep->chgCData(oldp+158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count_next),3);
            tracep->chgCData(oldp+159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__s_target_bits),3);
            tracep->chgBit(oldp+160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit));
            tracep->chgBit(oldp+161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next));
            tracep->chgSData(oldp+162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baud_cnt),16);
            tracep->chgBit(oldp+163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en));
            tracep->chgBit(oldp+164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__bit_done));
            tracep->chgBit(oldp+165,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                                            >> 2U))));
            tracep->chgBit(oldp+166,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))));
            tracep->chgCData(oldp+167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS),3);
            tracep->chgCData(oldp+168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__NS),3);
            tracep->chgCData(oldp+169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync),3);
            tracep->chgCData(oldp+170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count),3);
            tracep->chgCData(oldp+171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count_next),3);
            tracep->chgCData(oldp+172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_target_bits),3);
            tracep->chgBit(oldp+173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit));
            tracep->chgBit(oldp+174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next));
            tracep->chgSData(oldp+175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baud_cnt),16);
            tracep->chgBit(oldp+176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baudgen_en));
            tracep->chgBit(oldp+177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done));
            tracep->chgBit(oldp+178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__start_bit));
            tracep->chgBit(oldp+179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_rx_fall));
            tracep->chgBit(oldp+180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity));
            tracep->chgBit(oldp+181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity));
            tracep->chgBit(oldp+182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_err_clear));
            tracep->chgCData(oldp+183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a),2);
            tracep->chgCData(oldp+184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a),2);
            tracep->chgCData(oldp+185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x24U])) {
            tracep->chgBit(oldp+186,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
            tracep->chgBit(oldp+187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
            tracep->chgIData(oldp+188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgBit(oldp+189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x25U])) {
            tracep->chgBit(oldp+192,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen)))));
            tracep->chgBit(oldp+193,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen)))));
            tracep->chgCData(oldp+194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_data),8);
            tracep->chgBit(oldp+195,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
            tracep->chgBit(oldp+199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
            tracep->chgIData(oldp+200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgBit(oldp+201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgBit(oldp+204,((((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy)) 
                                      | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al)))));
            tracep->chgCData(oldp+205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS),4);
            tracep->chgSData(oldp+206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_div_num),16);
            tracep->chgCData(oldp+207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num),7);
            tracep->chgCData(oldp+208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits),8);
            tracep->chgBit(oldp+209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_rxd));
            tracep->chgBit(oldp+210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd));
            tracep->chgBit(oldp+211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd));
            tracep->chgBit(oldp+212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack));
            tracep->chgBit(oldp+213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl));
            tracep->chgBit(oldp+214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen));
            tracep->chgBit(oldp+215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen));
            tracep->chgBit(oldp+216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done));
            tracep->chgBit(oldp+217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy));
            tracep->chgBit(oldp+218,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy))));
            tracep->chgBit(oldp+219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy));
            tracep->chgBit(oldp+220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al));
            tracep->chgBit(oldp+221,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al))));
            tracep->chgBit(oldp+222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al));
            tracep->chgBit(oldp+223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready));
            tracep->chgBit(oldp+224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid));
            tracep->chgCData(oldp+225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_ev_sel),2);
            tracep->chgCData(oldp+226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_scl),2);
            tracep->chgCData(oldp+227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_sda),2);
            tracep->chgCData(oldp+228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_scl),3);
            tracep->chgCData(oldp+229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_sda),3);
            tracep->chgBit(oldp+230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL));
            tracep->chgBit(oldp+231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSDA));
            tracep->chgBit(oldp+232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL));
            tracep->chgBit(oldp+233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSDA));
            tracep->chgBit(oldp+234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dscl_oen));
            tracep->chgBit(oldp+235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sda_chk));
            tracep->chgBit(oldp+236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__clk_en));
            tracep->chgBit(oldp+237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__slave_wait));
            tracep->chgSData(oldp+238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__cnt),16);
            tracep->chgSData(oldp+239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_cnt),14);
            tracep->chgBit(oldp+240,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL) 
                                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen))));
            tracep->chgBit(oldp+241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_start));
            tracep->chgBit(oldp+242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_stop));
            tracep->chgBit(oldp+243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_cmd_stop));
            tracep->chgCData(oldp+244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__CS),5);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x26U])) {
            tracep->chgBit(oldp+245,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen)))));
            tracep->chgBit(oldp+246,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen)))));
            tracep->chgCData(oldp+247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_data),8);
            tracep->chgBit(oldp+248,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
            tracep->chgBit(oldp+252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
            tracep->chgIData(oldp+253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgBit(oldp+254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgBit(oldp+257,((((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy)) 
                                      | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al)))));
            tracep->chgCData(oldp+258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS),4);
            tracep->chgSData(oldp+259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_div_num),16);
            tracep->chgCData(oldp+260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num),7);
            tracep->chgCData(oldp+261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits),8);
            tracep->chgBit(oldp+262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_rxd));
            tracep->chgBit(oldp+263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd));
            tracep->chgBit(oldp+264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd));
            tracep->chgBit(oldp+265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack));
            tracep->chgBit(oldp+266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl));
            tracep->chgBit(oldp+267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen));
            tracep->chgBit(oldp+268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen));
            tracep->chgBit(oldp+269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done));
            tracep->chgBit(oldp+270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy));
            tracep->chgBit(oldp+271,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy))));
            tracep->chgBit(oldp+272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy));
            tracep->chgBit(oldp+273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al));
            tracep->chgBit(oldp+274,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al))));
            tracep->chgBit(oldp+275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al));
            tracep->chgBit(oldp+276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready));
            tracep->chgBit(oldp+277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid));
            tracep->chgCData(oldp+278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_ev_sel),2);
            tracep->chgCData(oldp+279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_scl),2);
            tracep->chgCData(oldp+280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_sda),2);
            tracep->chgCData(oldp+281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_scl),3);
            tracep->chgCData(oldp+282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_sda),3);
            tracep->chgBit(oldp+283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL));
            tracep->chgBit(oldp+284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSDA));
            tracep->chgBit(oldp+285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL));
            tracep->chgBit(oldp+286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSDA));
            tracep->chgBit(oldp+287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dscl_oen));
            tracep->chgBit(oldp+288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sda_chk));
            tracep->chgBit(oldp+289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__clk_en));
            tracep->chgBit(oldp+290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__slave_wait));
            tracep->chgSData(oldp+291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__cnt),16);
            tracep->chgSData(oldp+292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_cnt),14);
            tracep->chgBit(oldp+293,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL) 
                                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen))));
            tracep->chgBit(oldp+294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_start));
            tracep->chgBit(oldp+295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_stop));
            tracep->chgBit(oldp+296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_cmd_stop));
            tracep->chgCData(oldp+297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__CS),5);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x27U])) {
            tracep->chgCData(oldp+298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state),2);
            tracep->chgBit(oldp+299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clock_enable));
            tracep->chgBit(oldp+300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_div_valid));
            tracep->chgCData(oldp+301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__reg_clk_div),8);
            tracep->chgBit(oldp+302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__r_clockdiv_en));
            tracep->chgBit(oldp+303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clockdiv_en));
            tracep->chgBit(oldp+304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__r_clockout_mux));
            tracep->chgBit(oldp+305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clockout_mux));
            tracep->chgBit(oldp+306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_out_div));
            tracep->chgCData(oldp+307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_counter),8);
            tracep->chgCData(oldp+308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_target),8);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x28U])) {
            tracep->chgCData(oldp+309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state),2);
            tracep->chgBit(oldp+310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clock_enable));
            tracep->chgBit(oldp+311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid));
            tracep->chgCData(oldp+312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__reg_clk_div),8);
            tracep->chgBit(oldp+313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockdiv_en));
            tracep->chgBit(oldp+314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en));
            tracep->chgBit(oldp+315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockout_mux));
            tracep->chgBit(oldp+316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockout_mux));
            tracep->chgBit(oldp+317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out_div));
            tracep->chgCData(oldp+318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_counter),8);
            tracep->chgCData(oldp+319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_target),8);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x29U])) {
            tracep->chgCData(oldp+320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state),2);
            tracep->chgBit(oldp+321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clock_enable));
            tracep->chgBit(oldp+322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid));
            tracep->chgCData(oldp+323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__reg_clk_div),8);
            tracep->chgBit(oldp+324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockdiv_en));
            tracep->chgBit(oldp+325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en));
            tracep->chgBit(oldp+326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockout_mux));
            tracep->chgBit(oldp+327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockout_mux));
            tracep->chgBit(oldp+328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out_div));
            tracep->chgCData(oldp+329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_counter),8);
            tracep->chgCData(oldp+330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_target),8);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x2aU])) {
            tracep->chgIData(oldp+331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgCData(oldp+336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_datasize),2);
            tracep->chgBit(oldp+337,((1U & (~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty)))))));
            tracep->chgSData(oldp+338,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_size 
                                                   >> 0x10U))),16);
            tracep->chgCData(oldp+339,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter 
                                                 >> 0x10U))),8);
            tracep->chgCData(oldp+340,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter 
                                                 >> 8U))),8);
            tracep->chgCData(oldp+341,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter)),8);
            tracep->chgBit(oldp+342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_vsync_polarity));
            tracep->chgIData(oldp+343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg),32);
            tracep->chgIData(oldp+344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll),32);
            tracep->chgIData(oldp+345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur),32);
            tracep->chgIData(oldp+346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter),32);
            tracep->chgIData(oldp+347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_size),32);
            tracep->chgBit(oldp+348,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg)));
            tracep->chgCData(oldp+349,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                 >> 1U))),6);
            tracep->chgBit(oldp+350,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                            >> 7U))));
            tracep->chgCData(oldp+351,((7U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                              >> 8U))),3);
            tracep->chgCData(oldp+352,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                >> 0xbU))),4);
            tracep->chgBit(oldp+353,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                            >> 0x1fU))));
            tracep->chgSData(oldp+354,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll)),16);
            tracep->chgSData(oldp+355,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll 
                                                   >> 0x10U))),16);
            tracep->chgSData(oldp+356,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur)),16);
            tracep->chgSData(oldp+357,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur 
                                                   >> 0x10U))),16);
            tracep->chgCData(oldp+358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer),8);
            tracep->chgCData(oldp+359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty),8);
            tracep->chgCData(oldp+363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        }
        if (VL_UNLIKELY((((((((vlTOPp->__Vm_traceActivity
                               [0x2aU] | vlTOPp->__Vm_traceActivity
                               [0x2bU]) | vlTOPp->__Vm_traceActivity
                              [0x2dU]) | vlTOPp->__Vm_traceActivity
                             [0x2fU]) | vlTOPp->__Vm_traceActivity
                            [0x30U]) | vlTOPp->__Vm_traceActivity
                           [0x31U]) | vlTOPp->__Vm_traceActivity
                          [0x32U]) | vlTOPp->__Vm_traceActivity
                         [0x33U]))) {
            tracep->chgWData(oldp+364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr),152);
            tracep->chgWData(oldp+369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size),160);
            tracep->chgCData(oldp+374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous),8);
            tracep->chgCData(oldp+375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en),8);
            tracep->chgCData(oldp+376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr),8);
            tracep->chgIData(oldp+377,((0x7ffffU & 
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[0U])),19);
            tracep->chgIData(oldp+378,((0xfffffU & 
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[0U])),20);
            tracep->chgBit(oldp+379,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous))));
            tracep->chgBit(oldp+380,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en))));
            tracep->chgBit(oldp+381,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr))));
            tracep->chgIData(oldp+382,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[1U] 
                                          << 0xdU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[0U] 
                                            >> 0x13U)))),19);
            tracep->chgIData(oldp+383,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[1U] 
                                          << 0xcU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[0U] 
                                            >> 0x14U)))),20);
            tracep->chgBit(oldp+384,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 1U))));
            tracep->chgBit(oldp+385,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 1U))));
            tracep->chgBit(oldp+386,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 1U))));
            tracep->chgIData(oldp+387,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                          << 0x1aU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[1U] 
                                            >> 6U)))),19);
            tracep->chgIData(oldp+388,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[2U] 
                                          << 0x18U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[1U] 
                                            >> 8U)))),20);
            tracep->chgBit(oldp+389,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 2U))));
            tracep->chgBit(oldp+390,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 2U))));
            tracep->chgBit(oldp+391,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 2U))));
            tracep->chgIData(oldp+392,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                          << 7U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[1U] 
                                          >> 0x19U)))),19);
            tracep->chgIData(oldp+393,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[2U] 
                                          << 4U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[1U] 
                                          >> 0x1cU)))),20);
            tracep->chgBit(oldp+394,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 3U))));
            tracep->chgBit(oldp+395,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 3U))));
            tracep->chgBit(oldp+396,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 3U))));
            tracep->chgIData(oldp+397,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[3U] 
                                          << 0x14U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                            >> 0xcU)))),19);
            tracep->chgIData(oldp+398,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[3U] 
                                          << 0x10U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[2U] 
                                            >> 0x10U)))),20);
            tracep->chgBit(oldp+399,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 4U))));
            tracep->chgBit(oldp+400,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 4U))));
            tracep->chgBit(oldp+401,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 4U))));
            tracep->chgIData(oldp+402,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[3U] 
                                          << 1U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                          >> 0x1fU)))),19);
            tracep->chgIData(oldp+403,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[4U] 
                                          << 0x1cU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[3U] 
                                            >> 4U)))),20);
            tracep->chgBit(oldp+404,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 5U))));
            tracep->chgBit(oldp+405,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 5U))));
            tracep->chgBit(oldp+406,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 5U))));
            tracep->chgIData(oldp+407,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[4U] 
                                          << 0xeU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[3U] 
                                            >> 0x12U)))),19);
            tracep->chgIData(oldp+408,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[4U] 
                                          << 8U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[3U] 
                                          >> 0x18U)))),20);
            tracep->chgBit(oldp+409,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 6U))));
            tracep->chgBit(oldp+410,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 6U))));
            tracep->chgBit(oldp+411,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 6U))));
            tracep->chgIData(oldp+412,((0x7ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[4U] 
                                         >> 5U))),19);
            tracep->chgIData(oldp+413,((0xfffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[4U] 
                                         >> 0xcU))),20);
            tracep->chgBit(oldp+414,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                            >> 7U))));
            tracep->chgBit(oldp+415,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                            >> 7U))));
            tracep->chgBit(oldp+416,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                            >> 7U))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x2bU])) {
            tracep->chgIData(oldp+417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_tx_req_o));
            tracep->chgBit(oldp+428,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_stop_bits));
            tracep->chgBit(oldp+430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_parity_en));
            tracep->chgSData(oldp+431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_div),16);
            tracep->chgCData(oldp+432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_bits),2);
            tracep->chgBit(oldp+433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_clean_fifo));
            tracep->chgBit(oldp+434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en));
            tracep->chgBit(oldp+435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en));
            tracep->chgBit(oldp+436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en));
            tracep->chgBit(oldp+437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_rx));
            tracep->chgBit(oldp+438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_tx));
            tracep->chgBit(oldp+439,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+440,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),8);
            tracep->chgCData(oldp+442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_status_sync),4);
            tracep->chgCData(oldp+443,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_status_sync) 
                                              >> 2U))),2);
            tracep->chgBit(oldp+444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_parity));
            tracep->chgBit(oldp+445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_overflow));
            tracep->chgCData(oldp+446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data),8);
            tracep->chgBit(oldp+447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data_valid));
            tracep->chgCData(oldp+448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+449,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+451,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgCData(oldp+454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),8);
            tracep->chgCData(oldp+455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),8);
            tracep->chgBit(oldp+456,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgCData(oldp+458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token),4);
            tracep->chgBit(oldp+459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable));
            tracep->chgCData(oldp+461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgIData(oldp+462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgCData(oldp+463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgCData(oldp+464,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                         ? ((0xeU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                              << 1U)) 
                                            | (1U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                                >> 3U)))
                                         : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token))),4);
            tracep->chgBit(oldp+465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        }
        if (VL_UNLIKELY((((((((vlTOPp->__Vm_traceActivity
                               [0x2bU] | vlTOPp->__Vm_traceActivity
                               [0x2dU]) | vlTOPp->__Vm_traceActivity
                              [0x2fU]) | vlTOPp->__Vm_traceActivity
                             [0x30U]) | vlTOPp->__Vm_traceActivity
                            [0x31U]) | vlTOPp->__Vm_traceActivity
                           [0x32U]) | vlTOPp->__Vm_traceActivity
                          [0x33U]) | vlTOPp->__Vm_traceActivity
                         [0x54U]))) {
            tracep->chgWData(oldp+468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr),171);
            tracep->chgWData(oldp+474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size),180);
            tracep->chgSData(oldp+480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous),9);
            tracep->chgSData(oldp+481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en),9);
            tracep->chgSData(oldp+482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr),9);
            tracep->chgSData(oldp+483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_req),9);
            tracep->chgSData(oldp+484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_ready),9);
            tracep->chgIData(oldp+485,((0x7ffffU & 
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[0U])),19);
            tracep->chgIData(oldp+486,((0xfffffU & 
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[0U])),20);
            tracep->chgBit(oldp+487,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous))));
            tracep->chgBit(oldp+488,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en))));
            tracep->chgBit(oldp+489,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr))));
            tracep->chgIData(oldp+490,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[1U] 
                                          << 0xdU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[0U] 
                                            >> 0x13U)))),19);
            tracep->chgIData(oldp+491,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[1U] 
                                          << 0xcU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[0U] 
                                            >> 0x14U)))),20);
            tracep->chgBit(oldp+492,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 1U))));
            tracep->chgBit(oldp+493,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 1U))));
            tracep->chgBit(oldp+494,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 1U))));
            tracep->chgIData(oldp+495,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                          << 0x1aU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[1U] 
                                            >> 6U)))),19);
            tracep->chgIData(oldp+496,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[2U] 
                                          << 0x18U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[1U] 
                                            >> 8U)))),20);
            tracep->chgBit(oldp+497,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 2U))));
            tracep->chgBit(oldp+498,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 2U))));
            tracep->chgBit(oldp+499,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 2U))));
            tracep->chgIData(oldp+500,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                          << 7U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[1U] 
                                          >> 0x19U)))),19);
            tracep->chgIData(oldp+501,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[2U] 
                                          << 4U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[1U] 
                                          >> 0x1cU)))),20);
            tracep->chgBit(oldp+502,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 3U))));
            tracep->chgBit(oldp+503,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 3U))));
            tracep->chgBit(oldp+504,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 3U))));
            tracep->chgIData(oldp+505,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[3U] 
                                          << 0x14U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                            >> 0xcU)))),19);
            tracep->chgIData(oldp+506,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[3U] 
                                          << 0x10U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[2U] 
                                            >> 0x10U)))),20);
            tracep->chgBit(oldp+507,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 4U))));
            tracep->chgBit(oldp+508,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 4U))));
            tracep->chgBit(oldp+509,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 4U))));
            tracep->chgIData(oldp+510,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[3U] 
                                          << 1U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                          >> 0x1fU)))),19);
            tracep->chgIData(oldp+511,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[4U] 
                                          << 0x1cU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[3U] 
                                            >> 4U)))),20);
            tracep->chgBit(oldp+512,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 5U))));
            tracep->chgBit(oldp+513,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 5U))));
            tracep->chgBit(oldp+514,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 5U))));
            tracep->chgIData(oldp+515,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[4U] 
                                          << 0xeU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[3U] 
                                            >> 0x12U)))),19);
            tracep->chgIData(oldp+516,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[4U] 
                                          << 8U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[3U] 
                                          >> 0x18U)))),20);
            tracep->chgBit(oldp+517,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 6U))));
            tracep->chgBit(oldp+518,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 6U))));
            tracep->chgBit(oldp+519,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 6U))));
            tracep->chgIData(oldp+520,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[5U] 
                                          << 0x1bU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[4U] 
                                            >> 5U)))),19);
            tracep->chgIData(oldp+521,((0xfffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[5U] 
                                          << 0x14U) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[4U] 
                                            >> 0xcU)))),20);
            tracep->chgBit(oldp+522,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 7U))));
            tracep->chgBit(oldp+523,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 7U))));
            tracep->chgBit(oldp+524,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 7U))));
            tracep->chgIData(oldp+525,((0x7ffffU & 
                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[5U] 
                                          << 8U) | 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[4U] 
                                          >> 0x18U)))),19);
            tracep->chgIData(oldp+526,((0xfffffU & 
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[5U])),20);
            tracep->chgBit(oldp+527,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                            >> 8U))));
            tracep->chgBit(oldp+528,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                            >> 8U))));
            tracep->chgBit(oldp+529,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                            >> 8U))));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x2bU] | vlTOPp->__Vm_traceActivity
                         [0x4aU]))) {
            tracep->chgCData(oldp+530,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data 
                                                 >> 
                                                 (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 3U))))),8);
            tracep->chgBit(oldp+531,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xeU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 3U)))))));
            tracep->chgBit(oldp+532,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xcU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 2U)) 
                                                | (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 2U)))))));
            tracep->chgBit(oldp+533,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U)))))));
            tracep->chgBit(oldp+534,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                               & ((0xeU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 3U))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                                 & ((0xcU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 2U)) 
                                                    | (3U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 2U)))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                                & ((8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 1U))))))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x2cU])) {
            tracep->chgBit(oldp+535,((1U & (~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
            tracep->chgCData(oldp+537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x2dU])) {
            tracep->chgIData(oldp+542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_tx_req_o));
            tracep->chgBit(oldp+553,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_stop_bits));
            tracep->chgBit(oldp+555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_parity_en));
            tracep->chgSData(oldp+556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_div),16);
            tracep->chgCData(oldp+557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_bits),2);
            tracep->chgBit(oldp+558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_clean_fifo));
            tracep->chgBit(oldp+559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en));
            tracep->chgBit(oldp+560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en));
            tracep->chgBit(oldp+561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en));
            tracep->chgBit(oldp+562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_rx));
            tracep->chgBit(oldp+563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_tx));
            tracep->chgBit(oldp+564,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+565,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),8);
            tracep->chgCData(oldp+567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_status_sync),4);
            tracep->chgCData(oldp+568,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_status_sync) 
                                              >> 2U))),2);
            tracep->chgBit(oldp+569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_parity));
            tracep->chgBit(oldp+570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_overflow));
            tracep->chgCData(oldp+571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data),8);
            tracep->chgBit(oldp+572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data_valid));
            tracep->chgCData(oldp+573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+574,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+576,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgCData(oldp+579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),8);
            tracep->chgCData(oldp+580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),8);
            tracep->chgBit(oldp+581,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgCData(oldp+583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token),4);
            tracep->chgBit(oldp+584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable));
            tracep->chgCData(oldp+586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgIData(oldp+587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgCData(oldp+588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgCData(oldp+589,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                         ? ((0xeU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                              << 1U)) 
                                            | (1U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                                >> 3U)))
                                         : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token))),4);
            tracep->chgBit(oldp+590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x2dU] | vlTOPp->__Vm_traceActivity
                         [0x4cU]))) {
            tracep->chgCData(oldp+593,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data 
                                                 >> 
                                                 (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 3U))))),8);
            tracep->chgBit(oldp+594,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xeU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 3U)))))));
            tracep->chgBit(oldp+595,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xcU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 2U)) 
                                                | (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 2U)))))));
            tracep->chgBit(oldp+596,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U)))))));
            tracep->chgBit(oldp+597,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                               & ((0xeU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 3U))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                                 & ((0xcU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 2U)) 
                                                    | (3U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 2U)))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                                & ((8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 1U))))))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x2eU])) {
            tracep->chgBit(oldp+598,((1U & (~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
            tracep->chgCData(oldp+600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x2fU])) {
            tracep->chgIData(oldp+605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__data_tx_req_o));
            tracep->chgBit(oldp+616,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+617,((1U & (~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out]),8);
            tracep->chgBit(oldp+619,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+620,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall)))));
            tracep->chgBit(oldp+621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst));
            tracep->chgBit(oldp+622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_al));
            tracep->chgBit(oldp+623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_busy));
            tracep->chgCData(oldp+624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+625,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+627,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgCData(oldp+630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[0]),8);
            tracep->chgCData(oldp+631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[1]),8);
            tracep->chgBit(oldp+632,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgCData(oldp+634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token),4);
            tracep->chgBit(oldp+635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable));
            tracep->chgCData(oldp+637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgIData(oldp+638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgCData(oldp+639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgCData(oldp+640,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                         ? ((0xeU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                              << 1U)) 
                                            | (1U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                                >> 3U)))
                                         : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token))),4);
            tracep->chgBit(oldp+641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
            tracep->chgCData(oldp+645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x2fU] | vlTOPp->__Vm_traceActivity
                         [0x52U]))) {
            tracep->chgBit(oldp+650,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xeU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 3U)))))));
            tracep->chgBit(oldp+651,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xcU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 2U)) 
                                                | (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 2U)))))));
            tracep->chgBit(oldp+652,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U)))))));
            tracep->chgBit(oldp+653,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                               & ((0xeU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 3U))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                 & ((0xcU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 2U)) 
                                                    | (3U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 2U)))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                & ((8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 1U))))))));
            tracep->chgBit(oldp+654,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((0xeU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 3U)))))));
            tracep->chgBit(oldp+655,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((0xcU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 2U)) 
                                                | (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 2U)))))));
            tracep->chgBit(oldp+656,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U)))))));
            tracep->chgBit(oldp+657,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((0xeU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 3U))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                 & ((0xcU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        << 2U)) 
                                                    | (3U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                          >> 2U)))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 1U))))))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x30U])) {
            tracep->chgIData(oldp+658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__data_tx_req_o));
            tracep->chgBit(oldp+669,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+670,((1U & (~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out]),8);
            tracep->chgBit(oldp+672,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+673,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall)))));
            tracep->chgBit(oldp+674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst));
            tracep->chgBit(oldp+675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_al));
            tracep->chgBit(oldp+676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_busy));
            tracep->chgCData(oldp+677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+678,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+680,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgCData(oldp+683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[0]),8);
            tracep->chgCData(oldp+684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[1]),8);
            tracep->chgBit(oldp+685,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgCData(oldp+687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token),4);
            tracep->chgBit(oldp+688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable));
            tracep->chgCData(oldp+690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgIData(oldp+691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
            tracep->chgCData(oldp+692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgCData(oldp+693,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                         ? ((0xeU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                              << 1U)) 
                                            | (1U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                                >> 3U)))
                                         : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token))),4);
            tracep->chgBit(oldp+694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
            tracep->chgCData(oldp+698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x30U] | vlTOPp->__Vm_traceActivity
                         [0x53U]))) {
            tracep->chgBit(oldp+703,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xeU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 3U)))))));
            tracep->chgBit(oldp+704,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                             & ((0xcU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 2U)) 
                                                | (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 2U)))))));
            tracep->chgBit(oldp+705,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U)))))));
            tracep->chgBit(oldp+706,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                               & ((0xeU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 3U))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                 & ((0xcU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 2U)) 
                                                    | (3U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 2U)))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                & ((8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 1U))))))));
            tracep->chgBit(oldp+707,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((0xeU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 3U)))))));
            tracep->chgBit(oldp+708,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((0xcU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 2U)) 
                                                | (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 2U)))))));
            tracep->chgBit(oldp+709,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U)))))));
            tracep->chgBit(oldp+710,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((0xeU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 3U))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                 & ((0xcU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        << 2U)) 
                                                    | (3U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                          >> 2U)))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 1U))))))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x31U])) {
            tracep->chgIData(oldp+711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__data_tx_req_o));
            tracep->chgBit(oldp+722,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+723,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+724,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_rsp_type),3);
            tracep->chgBit(oldp+726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_en));
            tracep->chgBit(oldp+727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_rwn));
            tracep->chgBit(oldp+728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_quad));
            tracep->chgSData(oldp+729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_size),10);
            tracep->chgCData(oldp+730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_num),8);
            tracep->chgBit(oldp+731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_sdio_start));
            tracep->chgCData(oldp+732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_data),8);
            tracep->chgBit(oldp+733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__r_input_reg));
            tracep->chgWData(oldp+734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rsp_data),136);
            tracep->chgBit(oldp+739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_valid));
            tracep->chgSData(oldp+740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_status),16);
            tracep->chgBit(oldp+741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_eot));
            tracep->chgBit(oldp+742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_err));
            tracep->chgCData(oldp+743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__sync_a),2);
            tracep->chgBit(oldp+744,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_valid) 
                                      | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__r_input_reg) 
                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__sync_a))))));
            tracep->chgCData(oldp+745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__sync_a),2);
            tracep->chgCData(oldp+746,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_quad)
                                         ? 1U : 7U)),3);
            tracep->chgCData(oldp+747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+748,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+750,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+752,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgBit(oldp+754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x32U])) {
            tracep->chgIData(oldp+761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_startaddr),19);
            tracep->chgIData(oldp+762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_size),20);
            tracep->chgBit(oldp+763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_continuous));
            tracep->chgBit(oldp+764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_en));
            tracep->chgBit(oldp+765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_clr));
            tracep->chgIData(oldp+766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cmd_req_o));
            tracep->chgBit(oldp+777,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__data_tx_req_o));
            tracep->chgCData(oldp+779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_datasize),2);
            tracep->chgBit(oldp+780,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgCData(oldp+781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_datasize),2);
            tracep->chgIData(oldp+782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),32);
            tracep->chgBit(oldp+783,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+784,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall)))));
            tracep->chgIData(oldp+785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd),32);
            tracep->chgBit(oldp+786,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+787,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+788,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                >> 0x1cU))),4);
            tracep->chgIData(oldp+789,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd)),19);
            tracep->chgIData(oldp+790,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd)),20);
            tracep->chgBit(oldp+791,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                            >> 0x1bU))));
            tracep->chgCData(oldp+792,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                              >> 0x19U))),2);
            tracep->chgBit(oldp+793,((0xdU == (0xfU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                  >> 0x1cU)))));
            tracep->chgBit(oldp+794,((0xeU == (0xfU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                  >> 0x1cU)))));
            tracep->chgBit(oldp+795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable));
            tracep->chgWData(oldp+797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__data),256);
            tracep->chgBit(oldp+805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+809,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+811,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgIData(oldp+814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[0]),32);
            tracep->chgIData(oldp+815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[1]),32);
            tracep->chgBit(oldp+816,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgBit(oldp+818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable));
            tracep->chgWData(oldp+820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data),256);
            tracep->chgBit(oldp+828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+832,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+834,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgIData(oldp+837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),32);
            tracep->chgIData(oldp+838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),32);
            tracep->chgBit(oldp+839,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgCData(oldp+841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
            tracep->chgCData(oldp+844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgCData(oldp+845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgCData(oldp+846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgCData(oldp+847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x33U])) {
            tracep->chgIData(oldp+848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_startaddr),19);
            tracep->chgIData(oldp+849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_size),20);
            tracep->chgBit(oldp+850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_continuous));
            tracep->chgBit(oldp+851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_en));
            tracep->chgBit(oldp+852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_clr));
            tracep->chgIData(oldp+853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_startaddr),19);
            tracep->chgIData(oldp+854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_size),20);
            tracep->chgBit(oldp+855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_continuous));
            tracep->chgBit(oldp+856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_en));
            tracep->chgBit(oldp+857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_clr));
            tracep->chgIData(oldp+858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_startaddr),19);
            tracep->chgIData(oldp+859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_size),20);
            tracep->chgBit(oldp+860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_continuous));
            tracep->chgBit(oldp+861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_en));
            tracep->chgBit(oldp+862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_clr));
            tracep->chgBit(oldp+863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cmd_req_o));
            tracep->chgBit(oldp+864,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__data_tx_req_o));
            tracep->chgCData(oldp+866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_datasize),2);
            tracep->chgBit(oldp+867,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgCData(oldp+868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_datasize),2);
            tracep->chgIData(oldp+869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),32);
            tracep->chgBit(oldp+870,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+871,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall)))));
            tracep->chgIData(oldp+872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd),32);
            tracep->chgBit(oldp+873,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+874,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall)))));
            tracep->chgCData(oldp+875,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                >> 0x1cU))),4);
            tracep->chgIData(oldp+876,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd)),19);
            tracep->chgIData(oldp+877,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd)),20);
            tracep->chgBit(oldp+878,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                            >> 0x1bU))));
            tracep->chgCData(oldp+879,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                              >> 0x19U))),2);
            tracep->chgBit(oldp+880,((0xdU == (0xfU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                  >> 0x1cU)))));
            tracep->chgBit(oldp+881,((0xeU == (0xfU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                  >> 0x1cU)))));
            tracep->chgBit(oldp+882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable));
            tracep->chgWData(oldp+884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__data),256);
            tracep->chgBit(oldp+892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+896,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+898,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgIData(oldp+901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[0]),32);
            tracep->chgIData(oldp+902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[1]),32);
            tracep->chgBit(oldp+903,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgBit(oldp+905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall));
            tracep->chgBit(oldp+906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable));
            tracep->chgWData(oldp+907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data),256);
            tracep->chgBit(oldp+915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
            tracep->chgCData(oldp+919,((3U & ((IData)(2U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
            tracep->chgCData(oldp+920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight),2);
            tracep->chgBit(oldp+921,(((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
            tracep->chgBit(oldp+923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgIData(oldp+924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),32);
            tracep->chgIData(oldp+925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),32);
            tracep->chgBit(oldp+926,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgCData(oldp+928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
            tracep->chgCData(oldp+931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgCData(oldp+932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgCData(oldp+933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgCData(oldp+934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x34U])) {
            tracep->chgIData(oldp+935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_loc_pointer),19);
            tracep->chgCData(oldp+936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_datasize),2);
            tracep->chgBit(oldp+937,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer
                                       [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__pointer_out]),32);
            tracep->chgCData(oldp+939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_req),2);
            tracep->chgCData(oldp+940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_datasize),4);
            tracep->chgQData(oldp+941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_addr),38);
            tracep->chgCData(oldp+943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_ready),2);
            tracep->chgBit(oldp+944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_event));
            tracep->chgBit(oldp+945,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_en_counter) 
                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_counter_of) 
                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_count_of))))));
            tracep->chgCData(oldp+946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_datasize),6);
            tracep->chgBit(oldp+947,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_running))));
            tracep->chgIData(oldp+948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_loc_pointer),19);
            tracep->chgCData(oldp+949,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize))),2);
            tracep->chgBit(oldp+950,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+951,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_running))));
            tracep->chgIData(oldp+952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_loc_pointer),19);
            tracep->chgCData(oldp+953,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize) 
                                              >> 2U))),2);
            tracep->chgBit(oldp+954,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+955,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout)),32);
            tracep->chgBit(oldp+956,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+957,((1U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                    >> 0x20U)))));
            tracep->chgBit(oldp+958,((1U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                    >> 0x21U)))));
            tracep->chgIData(oldp+959,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                               [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out])),32);
            tracep->chgBit(oldp+960,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+961,((1U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                                    [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out] 
                                                    >> 0x20U)))));
            tracep->chgBit(oldp+962,((1U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                                    [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out] 
                                                    >> 0x21U)))));
            tracep->chgIData(oldp+963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_outpostshift),32);
            tracep->chgBit(oldp+964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_au_out_valid));
            tracep->chgBit(oldp+965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_au_out_ready));
            tracep->chgBit(oldp+966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_bincu_in_ready));
            tracep->chgBit(oldp+967,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid) 
                                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out))) 
                                      & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements)))));
            tracep->chgBit(oldp+968,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out)))));
            tracep->chgBit(oldp+969,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements))));
            tracep->chgBit(oldp+970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out));
            tracep->chgBit(oldp+971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid));
            tracep->chgBit(oldp+972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa));
            tracep->chgBit(oldp+973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa_valid));
            tracep->chgBit(oldp+974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opb_valid));
            tracep->chgBit(oldp+975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu));
            tracep->chgBit(oldp+976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu_valid));
            tracep->chgBit(oldp+977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_cha));
            tracep->chgBit(oldp+978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_chb));
            tracep->chgBit(oldp+979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_out));
            tracep->chgBit(oldp+980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_bcu));
            tracep->chgCData(oldp+981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_status),3);
            tracep->chgCData(oldp+982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__r_status),3);
            tracep->chgBit(oldp+983,((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_status))));
            tracep->chgBit(oldp+984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__r_done));
            tracep->chgCData(oldp+985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_mode),4);
            tracep->chgBit(oldp+986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_cfg_filter_start));
            tracep->chgQData(oldp+987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr),38);
            tracep->chgCData(oldp+989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize),4);
            tracep->chgCData(oldp+990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode),4);
            tracep->chgQData(oldp+991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0),40);
            tracep->chgQData(oldp+993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1),40);
            tracep->chgQData(oldp+995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2),40);
            tracep->chgIData(oldp+997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_start_addr),19);
            tracep->chgCData(oldp+998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_mode),2);
            tracep->chgIData(oldp+999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len0),20);
            tracep->chgIData(oldp+1000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len1),20);
            tracep->chgIData(oldp+1001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len2),20);
            tracep->chgBit(oldp+1002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_use_signed));
            tracep->chgBit(oldp+1003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_bypass));
            tracep->chgCData(oldp+1004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_mode),4);
            tracep->chgCData(oldp+1005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_shift),5);
            tracep->chgIData(oldp+1006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_reg0),32);
            tracep->chgIData(oldp+1007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_reg1),32);
            tracep->chgIData(oldp+1008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_threshold),32);
            tracep->chgCData(oldp+1009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_datasize),2);
            tracep->chgIData(oldp+1010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_counter),20);
            tracep->chgIData(oldp+1011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_counter),20);
            tracep->chgBit(oldp+1012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_en_counter));
            tracep->chgQData(oldp+1013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_start_addr),38);
            tracep->chgCData(oldp+1015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_datasize),4);
            tracep->chgCData(oldp+1016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_mode),4);
            tracep->chgQData(oldp+1017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_len0),40);
            tracep->chgQData(oldp+1019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_len1),40);
            tracep->chgQData(oldp+1021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_len2),40);
            tracep->chgIData(oldp+1023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_start_addr),19);
            tracep->chgCData(oldp+1024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_datasize),2);
            tracep->chgCData(oldp+1025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_mode),2);
            tracep->chgIData(oldp+1026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_len0),20);
            tracep->chgIData(oldp+1027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_len1),20);
            tracep->chgIData(oldp+1028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_len2),20);
            tracep->chgBit(oldp+1029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_use_signed));
            tracep->chgBit(oldp+1030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_bypass));
            tracep->chgCData(oldp+1031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_mode),4);
            tracep->chgCData(oldp+1032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_shift),5);
            tracep->chgIData(oldp+1033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_reg0),32);
            tracep->chgIData(oldp+1034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_reg1),32);
            tracep->chgIData(oldp+1035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_threshold),32);
            tracep->chgIData(oldp+1036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_counter),20);
            tracep->chgCData(oldp+1037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_datasize),2);
            tracep->chgBit(oldp+1038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_en_counter));
            tracep->chgCData(oldp+1039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_mode),4);
            tracep->chgBit(oldp+1040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_start));
            tracep->chgBit(oldp+1041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_done));
            tracep->chgBit(oldp+1042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_sample_commit));
            tracep->chgBit(oldp+1043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_set_pending));
            tracep->chgBit(oldp+1044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_clr_pending));
            tracep->chgBit(oldp+1045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_pending));
            tracep->chgCData(oldp+1046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_state),2);
            tracep->chgCData(oldp+1047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_state),2);
            tracep->chgIData(oldp+1048,((0x7ffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr))),19);
            tracep->chgCData(oldp+1049,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode))),2);
            tracep->chgIData(oldp+1050,((0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))),20);
            tracep->chgIData(oldp+1051,((0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))),20);
            tracep->chgIData(oldp+1052,((0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2))),20);
            tracep->chgIData(oldp+1053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_loc_startaddr),19);
            tracep->chgIData(oldp+1054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l),20);
            tracep->chgIData(oldp+1055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w),20);
            tracep->chgBit(oldp+1056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req));
            tracep->chgCData(oldp+1057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode),2);
            tracep->chgIData(oldp+1058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_datasize_toadd),20);
            tracep->chgBit(oldp+1059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_start));
            tracep->chgBit(oldp+1060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_running));
            tracep->chgBit(oldp+1061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_issof));
            tracep->chgCData(oldp+1062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_state),2);
            tracep->chgCData(oldp+1063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements),3);
            tracep->chgCData(oldp+1064,((7U & ((IData)(4U) 
                                               - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),3);
            tracep->chgCData(oldp+1065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_inflight),3);
            tracep->chgCData(oldp+1066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt),3);
            tracep->chgCData(oldp+1067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt),3);
            tracep->chgBit(oldp+1068,(((7U & ((IData)(4U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+1069,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt))));
            tracep->chgBit(oldp+1070,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt))));
            tracep->chgQData(oldp+1071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout),34);
            tracep->chgCData(oldp+1073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in),2);
            tracep->chgCData(oldp+1074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out),2);
            tracep->chgQData(oldp+1075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),34);
            tracep->chgQData(oldp+1077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),34);
            tracep->chgQData(oldp+1079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[2]),34);
            tracep->chgQData(oldp+1081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[3]),34);
            tracep->chgBit(oldp+1083,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+1084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
            tracep->chgIData(oldp+1085,((0x7ffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr 
                                                             >> 0x13U)))),19);
            tracep->chgCData(oldp+1086,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode) 
                                               >> 2U))),2);
            tracep->chgIData(oldp+1087,((0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                             >> 0x14U)))),20);
            tracep->chgIData(oldp+1088,((0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                             >> 0x14U)))),20);
            tracep->chgIData(oldp+1089,((0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2 
                                                             >> 0x14U)))),20);
            tracep->chgIData(oldp+1090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_loc_startaddr),19);
            tracep->chgIData(oldp+1091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l),20);
            tracep->chgIData(oldp+1092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w),20);
            tracep->chgBit(oldp+1093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req));
            tracep->chgCData(oldp+1094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode),2);
            tracep->chgIData(oldp+1095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_datasize_toadd),20);
            tracep->chgBit(oldp+1096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_start));
            tracep->chgBit(oldp+1097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_running));
            tracep->chgBit(oldp+1098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_issof));
            tracep->chgCData(oldp+1099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_state),2);
            tracep->chgCData(oldp+1100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements),3);
            tracep->chgCData(oldp+1101,((7U & ((IData)(4U) 
                                               - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),3);
            tracep->chgCData(oldp+1102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_inflight),3);
            tracep->chgCData(oldp+1103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt),3);
            tracep->chgCData(oldp+1104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt),3);
            tracep->chgBit(oldp+1105,(((7U & ((IData)(4U) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_inflight))));
            tracep->chgBit(oldp+1106,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt))));
            tracep->chgBit(oldp+1107,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt))));
            tracep->chgQData(oldp+1108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                        [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),34);
            tracep->chgCData(oldp+1110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in),2);
            tracep->chgCData(oldp+1111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out),2);
            tracep->chgQData(oldp+1112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),34);
            tracep->chgQData(oldp+1114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),34);
            tracep->chgQData(oldp+1116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[2]),34);
            tracep->chgQData(oldp+1118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[3]),34);
            tracep->chgBit(oldp+1120,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+1121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
            VL_EXTENDS_WI(66,32, __Vtemp10858, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_operanda);
            __Vtemp10859[0U] = __Vtemp10858[0U];
            __Vtemp10859[1U] = __Vtemp10858[1U];
            __Vtemp10859[2U] = (3U & __Vtemp10858[2U]);
            VL_EXTENDS_WI(66,32, __Vtemp10861, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_opb);
            __Vtemp10862[0U] = __Vtemp10861[0U];
            __Vtemp10862[1U] = __Vtemp10861[1U];
            __Vtemp10862[2U] = (3U & __Vtemp10861[2U]);
            VL_MULS_WWW(66,66,66, __Vtemp10863, __Vtemp10859, __Vtemp10862);
            VL_EXTENDS_WQ(66,33, __Vtemp10864, (((QData)((IData)(
                                                                 ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum 
                                                                   >> 0x1fU) 
                                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_use_signed)))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum))));
            VL_ADD_W(3, __Vtemp10865, __Vtemp10863, __Vtemp10864);
            __Vtemp10866[0U] = __Vtemp10865[0U];
            __Vtemp10866[1U] = __Vtemp10865[1U];
            __Vtemp10866[2U] = (3U & __Vtemp10865[2U]);
            tracep->chgWData(oldp+1122,(__Vtemp10866),66);
            tracep->chgIData(oldp+1125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum),32);
            tracep->chgIData(oldp+1126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_operanda),32);
            tracep->chgIData(oldp+1127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_opb),32);
            tracep->chgIData(oldp+1128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_accumulator),32);
            tracep->chgIData(oldp+1129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_operandb),32);
            tracep->chgBit(oldp+1130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_en_opb));
            tracep->chgBit(oldp+1131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_mulb_opa));
            tracep->chgBit(oldp+1132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_mulb_opb));
            tracep->chgBit(oldp+1133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_mulb_reg));
            tracep->chgBit(oldp+1134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_acc));
            tracep->chgBit(oldp+1135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_reg));
            tracep->chgBit(oldp+1136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_opb));
            tracep->chgBit(oldp+1137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_inv));
            tracep->chgBit(oldp+1138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_sample_dly));
            tracep->chgBit(oldp+1139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_sample_out));
            tracep->chgIData(oldp+1140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_in_opb),32);
            tracep->chgBit(oldp+1141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_sof));
            tracep->chgBit(oldp+1142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_eof));
            tracep->chgBit(oldp+1143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_accoutvalid));
            tracep->chgBit(oldp+1144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_counter_of));
            tracep->chgBit(oldp+1145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_count_of));
            tracep->chgIData(oldp+1146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_loc_startaddr),19);
            tracep->chgIData(oldp+1147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_ptn_buffer_l),20);
            tracep->chgIData(oldp+1148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_ptn_buffer_w),20);
            tracep->chgCData(oldp+1149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_mode),2);
            tracep->chgIData(oldp+1150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_datasize_toadd),20);
            tracep->chgBit(oldp+1151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_start));
            tracep->chgBit(oldp+1152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_running));
            tracep->chgCData(oldp+1153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_state),2);
            tracep->chgCData(oldp+1154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements),3);
            tracep->chgCData(oldp+1155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__pointer_in),2);
            tracep->chgCData(oldp+1156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__pointer_out),2);
            tracep->chgIData(oldp+1157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[0]),32);
            tracep->chgIData(oldp+1158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[1]),32);
            tracep->chgIData(oldp+1159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[2]),32);
            tracep->chgIData(oldp+1160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[3]),32);
            tracep->chgBit(oldp+1161,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements))));
            tracep->chgIData(oldp+1162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__loop1),32);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x34U] | vlTOPp->__Vm_traceActivity
                         [0x55U]))) {
            tracep->chgBit(oldp+1163,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
            tracep->chgBit(oldp+1164,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
            tracep->chgQData(oldp+1165,((((QData)((IData)(
                                                          ((1U 
                                                            == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                              & (4U 
                                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                          << 0x21U) 
                                         | (((QData)((IData)(
                                                             ((1U 
                                                               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                                 & (4U 
                                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o))))),34);
            tracep->chgBit(oldp+1167,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                       & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                           >> 1U) & 
                                          (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
            tracep->chgBit(oldp+1168,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                       & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                           >> 1U) & 
                                          (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
            tracep->chgQData(oldp+1169,((((QData)((IData)(
                                                          ((1U 
                                                            == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                                           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                               >> 1U) 
                                                              & (4U 
                                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                          << 0x21U) 
                                         | (((QData)((IData)(
                                                             ((1U 
                                                               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                                              & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                                  >> 1U) 
                                                                 & (4U 
                                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o 
                                                               >> 0x20U)))))),34);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x35U])) {
            tracep->chgBit(oldp+1171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+1172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+1173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x36U])) {
            tracep->chgBit(oldp+1174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+1175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+1176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x37U])) {
            tracep->chgQData(oldp+1177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data),57);
            tracep->chgIData(oldp+1179,((0xfffffU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add)),20);
            tracep->chgBit(oldp+1180,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x38U)))));
            tracep->chgCData(oldp+1181,((0xfU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                         >> 0x20U)))),4);
            tracep->chgIData(oldp+1182,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data)),32);
            tracep->chgBit(oldp+1183,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x10U)))));
            tracep->chgBit(oldp+1184,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x11U)))));
            tracep->chgBit(oldp+1185,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x12U)))));
            tracep->chgBit(oldp+1186,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x13U)))));
            tracep->chgBit(oldp+1187,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x14U)))));
            tracep->chgBit(oldp+1188,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x15U)))));
            tracep->chgBit(oldp+1189,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x16U)))));
            tracep->chgBit(oldp+1190,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x17U)))));
            tracep->chgBit(oldp+1191,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x18U)))));
            tracep->chgBit(oldp+1192,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x19U)))));
            tracep->chgBit(oldp+1193,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x1aU)))));
            tracep->chgBit(oldp+1194,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x1bU)))));
            tracep->chgBit(oldp+1195,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x1cU)))));
            tracep->chgBit(oldp+1196,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x1dU)))));
            tracep->chgBit(oldp+1197,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x1eU)))));
            tracep->chgBit(oldp+1198,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x1fU)))));
            tracep->chgBit(oldp+1199,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x20U)))));
            tracep->chgBit(oldp+1200,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x21U)))));
            tracep->chgBit(oldp+1201,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x22U)))));
            tracep->chgBit(oldp+1202,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0x23U)))));
            tracep->chgBit(oldp+1203,((1U & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add)));
            tracep->chgBit(oldp+1204,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 1U))));
            tracep->chgBit(oldp+1205,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 2U))));
            tracep->chgBit(oldp+1206,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 3U))));
            tracep->chgBit(oldp+1207,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 4U))));
            tracep->chgBit(oldp+1208,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 5U))));
            tracep->chgBit(oldp+1209,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 6U))));
            tracep->chgBit(oldp+1210,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 7U))));
            tracep->chgBit(oldp+1211,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 8U))));
            tracep->chgBit(oldp+1212,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 9U))));
            tracep->chgBit(oldp+1213,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1214,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1215,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1216,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1217,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1218,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1219,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1220,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1221,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1222,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1223,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data))));
            tracep->chgBit(oldp+1224,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 1U)))));
            tracep->chgBit(oldp+1225,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 2U)))));
            tracep->chgBit(oldp+1226,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 3U)))));
            tracep->chgBit(oldp+1227,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 4U)))));
            tracep->chgBit(oldp+1228,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 5U)))));
            tracep->chgBit(oldp+1229,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 6U)))));
            tracep->chgBit(oldp+1230,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 7U)))));
            tracep->chgBit(oldp+1231,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 8U)))));
            tracep->chgBit(oldp+1232,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 9U)))));
            tracep->chgBit(oldp+1233,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0xaU)))));
            tracep->chgBit(oldp+1234,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0xbU)))));
            tracep->chgBit(oldp+1235,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0xcU)))));
            tracep->chgBit(oldp+1236,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0xdU)))));
            tracep->chgBit(oldp+1237,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0xeU)))));
            tracep->chgBit(oldp+1238,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                     >> 0xfU)))));
            tracep->chgIData(oldp+1239,((0xfffffU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add)),20);
            tracep->chgIData(oldp+1240,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data)),32);
            tracep->chgCData(oldp+1241,((0xfU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                         >> 0x20U)))),4);
            tracep->chgIData(oldp+1242,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x38U])) {
            tracep->chgIData(oldp+1243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout),32);
            tracep->chgBit(oldp+1244,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1245,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1246,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1247,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1248,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1249,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1250,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1251,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1252,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1253,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1254,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1255,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1256,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1257,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1258,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1259,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1260,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1261,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1262,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1263,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1264,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1265,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1266,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 9U))));
            tracep->chgBit(oldp+1267,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 8U))));
            tracep->chgBit(oldp+1268,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 7U))));
            tracep->chgBit(oldp+1269,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 6U))));
            tracep->chgBit(oldp+1270,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 5U))));
            tracep->chgBit(oldp+1271,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 4U))));
            tracep->chgBit(oldp+1272,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 3U))));
            tracep->chgBit(oldp+1273,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 2U))));
            tracep->chgBit(oldp+1274,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                             >> 1U))));
            tracep->chgBit(oldp+1275,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout)));
            tracep->chgIData(oldp+1276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x39U])) {
            tracep->chgIData(oldp+1277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout),32);
            tracep->chgBit(oldp+1278,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1279,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1280,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1281,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1282,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1283,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1284,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1285,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1286,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1287,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1288,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1289,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1290,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1291,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1292,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1293,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1294,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1295,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1296,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1297,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1298,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1299,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1300,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 9U))));
            tracep->chgBit(oldp+1301,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 8U))));
            tracep->chgBit(oldp+1302,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 7U))));
            tracep->chgBit(oldp+1303,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 6U))));
            tracep->chgBit(oldp+1304,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 5U))));
            tracep->chgBit(oldp+1305,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 4U))));
            tracep->chgBit(oldp+1306,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 3U))));
            tracep->chgBit(oldp+1307,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 2U))));
            tracep->chgBit(oldp+1308,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                             >> 1U))));
            tracep->chgBit(oldp+1309,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout)));
            tracep->chgIData(oldp+1310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x3aU])) {
            tracep->chgIData(oldp+1311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout),32);
            tracep->chgBit(oldp+1312,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1313,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1314,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 9U))));
            tracep->chgBit(oldp+1315,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 8U))));
            tracep->chgBit(oldp+1316,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 7U))));
            tracep->chgBit(oldp+1317,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 6U))));
            tracep->chgBit(oldp+1318,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 5U))));
            tracep->chgBit(oldp+1319,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 4U))));
            tracep->chgBit(oldp+1320,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 3U))));
            tracep->chgBit(oldp+1321,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 2U))));
            tracep->chgBit(oldp+1322,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 1U))));
            tracep->chgBit(oldp+1323,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout)));
            tracep->chgBit(oldp+1324,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1325,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1326,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1327,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1328,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1329,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1330,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1331,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1332,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1333,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1334,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1335,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1336,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1337,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1338,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1339,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1340,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1341,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1342,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1343,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                             >> 0xcU))));
            tracep->chgIData(oldp+1344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x3bU])) {
            tracep->chgIData(oldp+1345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout),32);
            tracep->chgBit(oldp+1346,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1347,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1348,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 9U))));
            tracep->chgBit(oldp+1349,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 8U))));
            tracep->chgBit(oldp+1350,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 7U))));
            tracep->chgBit(oldp+1351,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 6U))));
            tracep->chgBit(oldp+1352,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 5U))));
            tracep->chgBit(oldp+1353,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 4U))));
            tracep->chgBit(oldp+1354,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 3U))));
            tracep->chgBit(oldp+1355,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 2U))));
            tracep->chgBit(oldp+1356,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 1U))));
            tracep->chgBit(oldp+1357,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout)));
            tracep->chgBit(oldp+1358,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1359,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1360,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1361,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1362,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1363,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1364,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1365,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1366,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1367,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1368,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1369,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1370,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1371,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1372,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1373,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1374,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1375,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1376,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1377,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                             >> 0xcU))));
            tracep->chgIData(oldp+1378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x3cU])) {
            tracep->chgIData(oldp+1379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC0_OUT),32);
            tracep->chgSData(oldp+1380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC1_OUT),16);
            tracep->chgSData(oldp+1381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC2_OUT),16);
            tracep->chgIData(oldp+1382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MATHB_EFPGA_MAC_OUT),32);
            tracep->chgBit(oldp+1383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgQData(oldp+1398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data),64);
            tracep->chgQData(oldp+1400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data),64);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x3dU])) {
            tracep->chgIData(oldp+1402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC0_OUT),32);
            tracep->chgSData(oldp+1403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC1_OUT),16);
            tracep->chgSData(oldp+1404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC2_OUT),16);
            tracep->chgIData(oldp+1405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MATHB_EFPGA_MAC_OUT),32);
            tracep->chgBit(oldp+1406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgQData(oldp+1421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data),64);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x3eU])) {
            tracep->chgIData(oldp+1423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC0_OUT),32);
            tracep->chgSData(oldp+1424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC1_OUT),16);
            tracep->chgSData(oldp+1425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC2_OUT),16);
            tracep->chgIData(oldp+1426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MATHB_EFPGA_MAC_OUT),32);
            tracep->chgBit(oldp+1427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgQData(oldp+1442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data),64);
            tracep->chgQData(oldp+1444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data),64);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x3fU])) {
            tracep->chgIData(oldp+1446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC0_OUT),32);
            tracep->chgSData(oldp+1447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC1_OUT),16);
            tracep->chgSData(oldp+1448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC2_OUT),16);
            tracep->chgIData(oldp+1449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MATHB_EFPGA_MAC_OUT),32);
            tracep->chgBit(oldp+1450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgBit(oldp+1464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
            tracep->chgQData(oldp+1465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data),64);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x40U])) {
            tracep->chgIData(oldp+1467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in),32);
            tracep->chgIData(oldp+1468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__status_out),32);
            tracep->chgBit(oldp+1469,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in)));
            tracep->chgBit(oldp+1470,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 1U))));
            tracep->chgBit(oldp+1471,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 2U))));
            tracep->chgBit(oldp+1472,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 3U))));
            tracep->chgBit(oldp+1473,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 4U))));
            tracep->chgBit(oldp+1474,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 5U))));
            tracep->chgBit(oldp+1475,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 6U))));
            tracep->chgBit(oldp+1476,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 7U))));
            tracep->chgBit(oldp+1477,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 8U))));
            tracep->chgBit(oldp+1478,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 9U))));
            tracep->chgBit(oldp+1479,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1480,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1481,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1482,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1483,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1484,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1485,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1486,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1487,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1488,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1489,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1490,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1491,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1492,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1493,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1494,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1495,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1496,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1497,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1498,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1499,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1500,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1501,((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in))));
            tracep->chgBit(oldp+1502,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 1U)))));
            tracep->chgBit(oldp+1503,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0xaU)))));
            tracep->chgBit(oldp+1504,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0xbU)))));
            tracep->chgBit(oldp+1505,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0xcU)))));
            tracep->chgBit(oldp+1506,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0xdU)))));
            tracep->chgBit(oldp+1507,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0xeU)))));
            tracep->chgBit(oldp+1508,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0xfU)))));
            tracep->chgBit(oldp+1509,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x10U)))));
            tracep->chgBit(oldp+1510,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x11U)))));
            tracep->chgBit(oldp+1511,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 2U)))));
            tracep->chgBit(oldp+1512,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 3U)))));
            tracep->chgBit(oldp+1513,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 4U)))));
            tracep->chgBit(oldp+1514,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 5U)))));
            tracep->chgBit(oldp+1515,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 6U)))));
            tracep->chgBit(oldp+1516,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 7U)))));
            tracep->chgBit(oldp+1517,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 8U)))));
            tracep->chgBit(oldp+1518,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 9U)))));
            tracep->chgBit(oldp+1519,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x12U)))));
            tracep->chgBit(oldp+1520,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x13U)))));
            tracep->chgBit(oldp+1521,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x1cU)))));
            tracep->chgBit(oldp+1522,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x1dU)))));
            tracep->chgBit(oldp+1523,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x14U)))));
            tracep->chgBit(oldp+1524,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x15U)))));
            tracep->chgBit(oldp+1525,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x16U)))));
            tracep->chgBit(oldp+1526,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x17U)))));
            tracep->chgBit(oldp+1527,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x18U)))));
            tracep->chgBit(oldp+1528,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x19U)))));
            tracep->chgBit(oldp+1529,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x1aU)))));
            tracep->chgBit(oldp+1530,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x1bU)))));
            tracep->chgBit(oldp+1531,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x1eU)))));
            tracep->chgBit(oldp+1532,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                                >> 0x1fU)))));
            tracep->chgIData(oldp+1533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in),32);
            tracep->chgIData(oldp+1534,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in)),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x41U])) {
            tracep->chgSData(oldp+1535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate),16);
            tracep->chgBit(oldp+1536,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate))));
            tracep->chgBit(oldp+1537,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 1U))));
            tracep->chgBit(oldp+1538,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 2U))));
            tracep->chgBit(oldp+1539,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 3U))));
            tracep->chgBit(oldp+1540,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 4U))));
            tracep->chgBit(oldp+1541,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 5U))));
            tracep->chgBit(oldp+1542,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 6U))));
            tracep->chgBit(oldp+1543,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 7U))));
            tracep->chgBit(oldp+1544,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 8U))));
            tracep->chgBit(oldp+1545,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 9U))));
            tracep->chgBit(oldp+1546,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1547,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1548,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1549,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1550,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1551,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                             >> 0xfU))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x42U])) {
            tracep->chgIData(oldp+1552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
            tracep->chgBit(oldp+1553,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1554,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1555,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1556,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1557,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1558,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1559,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1560,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1561,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1562,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1563,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1564,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1565,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1566,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1567,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1568,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1569,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1570,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1571,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1572,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1573,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1574,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1575,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 9U))));
            tracep->chgBit(oldp+1576,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 8U))));
            tracep->chgBit(oldp+1577,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 7U))));
            tracep->chgBit(oldp+1578,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 6U))));
            tracep->chgBit(oldp+1579,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 5U))));
            tracep->chgBit(oldp+1580,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 4U))));
            tracep->chgBit(oldp+1581,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 3U))));
            tracep->chgBit(oldp+1582,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 2U))));
            tracep->chgBit(oldp+1583,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 1U))));
            tracep->chgBit(oldp+1584,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data)));
            tracep->chgIData(oldp+1585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
            tracep->chgIData(oldp+1586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA),32);
            tracep->chgQData(oldp+1587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
            tracep->chgSData(oldp+1589,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgSData(oldp+1591,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),16);
            tracep->chgIData(oldp+1592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgCData(oldp+1593,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1595,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1597,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1599,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),8);
            tracep->chgSData(oldp+1600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1601,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),4);
            tracep->chgSData(oldp+1602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1603,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1605,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1607,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1609,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1611,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1613,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1615,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x43U])) {
            tracep->chgIData(oldp+1617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
            tracep->chgBit(oldp+1618,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1619,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1620,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1621,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1622,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1623,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1624,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1625,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1626,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1627,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1628,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1629,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1630,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1631,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1632,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1633,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1634,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1635,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1636,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1637,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1638,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1639,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1640,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 9U))));
            tracep->chgBit(oldp+1641,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 8U))));
            tracep->chgBit(oldp+1642,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 7U))));
            tracep->chgBit(oldp+1643,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 6U))));
            tracep->chgBit(oldp+1644,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 5U))));
            tracep->chgBit(oldp+1645,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 4U))));
            tracep->chgBit(oldp+1646,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 3U))));
            tracep->chgBit(oldp+1647,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 2U))));
            tracep->chgBit(oldp+1648,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 1U))));
            tracep->chgBit(oldp+1649,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data)));
            tracep->chgIData(oldp+1650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
            tracep->chgIData(oldp+1651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA),32);
            tracep->chgQData(oldp+1652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
            tracep->chgSData(oldp+1654,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgSData(oldp+1656,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),16);
            tracep->chgIData(oldp+1657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgCData(oldp+1658,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1660,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1662,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1664,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),8);
            tracep->chgSData(oldp+1665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1666,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),4);
            tracep->chgSData(oldp+1667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1668,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1670,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1672,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1674,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1676,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1678,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1680,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x44U])) {
            tracep->chgIData(oldp+1682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
            tracep->chgBit(oldp+1683,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1684,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1685,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1686,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1687,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1688,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1689,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1690,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1691,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1692,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1693,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1694,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1695,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1696,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1697,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1698,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1699,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1700,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1701,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1702,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1703,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1704,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1705,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 9U))));
            tracep->chgBit(oldp+1706,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 8U))));
            tracep->chgBit(oldp+1707,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 7U))));
            tracep->chgBit(oldp+1708,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 6U))));
            tracep->chgBit(oldp+1709,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 5U))));
            tracep->chgBit(oldp+1710,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 4U))));
            tracep->chgBit(oldp+1711,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 3U))));
            tracep->chgBit(oldp+1712,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 2U))));
            tracep->chgBit(oldp+1713,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 1U))));
            tracep->chgBit(oldp+1714,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data)));
            tracep->chgIData(oldp+1715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
            tracep->chgIData(oldp+1716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA),32);
            tracep->chgQData(oldp+1717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
            tracep->chgSData(oldp+1719,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgSData(oldp+1721,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),16);
            tracep->chgIData(oldp+1722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgCData(oldp+1723,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1725,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1727,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1729,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),8);
            tracep->chgSData(oldp+1730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1731,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),4);
            tracep->chgSData(oldp+1732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1733,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1735,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1737,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1739,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1741,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1743,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1745,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgIData(oldp+1747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA),32);
            tracep->chgQData(oldp+1748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
            tracep->chgSData(oldp+1750,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgSData(oldp+1752,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),16);
            tracep->chgIData(oldp+1753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgCData(oldp+1754,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1756,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1758,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1760,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),8);
            tracep->chgSData(oldp+1761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1762,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),4);
            tracep->chgSData(oldp+1763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1764,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1766,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1768,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1770,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1772,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1774,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1776,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x45U])) {
            tracep->chgIData(oldp+1778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
            tracep->chgBit(oldp+1779,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1780,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1781,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1782,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1783,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1784,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1785,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1786,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1787,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1788,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1789,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1790,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1791,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1792,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1793,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1794,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1795,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1796,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1797,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1798,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1799,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1800,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1801,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 9U))));
            tracep->chgBit(oldp+1802,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 8U))));
            tracep->chgBit(oldp+1803,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 7U))));
            tracep->chgBit(oldp+1804,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 6U))));
            tracep->chgBit(oldp+1805,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 5U))));
            tracep->chgBit(oldp+1806,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 4U))));
            tracep->chgBit(oldp+1807,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 3U))));
            tracep->chgBit(oldp+1808,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 2U))));
            tracep->chgBit(oldp+1809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                             >> 1U))));
            tracep->chgBit(oldp+1810,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data)));
            tracep->chgIData(oldp+1811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
            tracep->chgIData(oldp+1812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA),32);
            tracep->chgQData(oldp+1813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
            tracep->chgSData(oldp+1815,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgSData(oldp+1817,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),16);
            tracep->chgIData(oldp+1818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgCData(oldp+1819,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1821,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1823,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1825,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),8);
            tracep->chgSData(oldp+1826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1827,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),4);
            tracep->chgSData(oldp+1828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1829,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1831,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1833,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1835,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1837,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1839,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1841,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x46U])) {
            tracep->chgIData(oldp+1843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
            tracep->chgBit(oldp+1844,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1845,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1846,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1847,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1848,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1849,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1850,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1851,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1852,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1853,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1854,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1855,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1856,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1857,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1858,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1859,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1860,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1861,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1862,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1863,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1864,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1865,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1866,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 9U))));
            tracep->chgBit(oldp+1867,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 8U))));
            tracep->chgBit(oldp+1868,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 7U))));
            tracep->chgBit(oldp+1869,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 6U))));
            tracep->chgBit(oldp+1870,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 5U))));
            tracep->chgBit(oldp+1871,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 4U))));
            tracep->chgBit(oldp+1872,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 3U))));
            tracep->chgBit(oldp+1873,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 2U))));
            tracep->chgBit(oldp+1874,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                             >> 1U))));
            tracep->chgBit(oldp+1875,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data)));
            tracep->chgIData(oldp+1876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
            tracep->chgIData(oldp+1877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA),32);
            tracep->chgQData(oldp+1878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
            tracep->chgSData(oldp+1880,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgSData(oldp+1882,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),16);
            tracep->chgIData(oldp+1883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
            tracep->chgCData(oldp+1884,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1886,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1888,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1890,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),8);
            tracep->chgSData(oldp+1891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
            tracep->chgCData(oldp+1892,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),4);
            tracep->chgSData(oldp+1893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1894,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1896,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1898,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1900,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1902,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1904,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
            tracep->chgCData(oldp+1906,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x47U])) {
            tracep->chgIData(oldp+1908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
            tracep->chgBit(oldp+1909,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+1910,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+1911,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+1912,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+1913,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+1914,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+1915,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x19U))));
            tracep->chgBit(oldp+1916,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x18U))));
            tracep->chgBit(oldp+1917,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x17U))));
            tracep->chgBit(oldp+1918,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x16U))));
            tracep->chgBit(oldp+1919,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x15U))));
            tracep->chgBit(oldp+1920,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x14U))));
            tracep->chgBit(oldp+1921,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x13U))));
            tracep->chgBit(oldp+1922,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x12U))));
            tracep->chgBit(oldp+1923,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x11U))));
            tracep->chgBit(oldp+1924,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0x10U))));
            tracep->chgBit(oldp+1925,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xfU))));
            tracep->chgBit(oldp+1926,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xeU))));
            tracep->chgBit(oldp+1927,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xdU))));
            tracep->chgBit(oldp+1928,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xcU))));
            tracep->chgBit(oldp+1929,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1930,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1931,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 9U))));
            tracep->chgBit(oldp+1932,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 8U))));
            tracep->chgBit(oldp+1933,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 7U))));
            tracep->chgBit(oldp+1934,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 6U))));
            tracep->chgBit(oldp+1935,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 5U))));
            tracep->chgBit(oldp+1936,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 4U))));
            tracep->chgBit(oldp+1937,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 3U))));
            tracep->chgBit(oldp+1938,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 2U))));
            tracep->chgBit(oldp+1939,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                             >> 1U))));
            tracep->chgBit(oldp+1940,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data)));
            tracep->chgIData(oldp+1941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
            tracep->chgIData(oldp+1942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA),32);
            tracep->chgQData(oldp+1943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
            tracep->chgSData(oldp+1945,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgSData(oldp+1947,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),16);
            tracep->chgIData(oldp+1948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgCData(oldp+1949,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1951,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1953,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1955,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),8);
            tracep->chgSData(oldp+1956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1957,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),4);
            tracep->chgSData(oldp+1958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1959,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1961,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1963,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1965,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1967,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1969,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+1970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1971,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+1972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgIData(oldp+1973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA),32);
            tracep->chgQData(oldp+1974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
            tracep->chgSData(oldp+1976,((0xffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                          >> 0x10U))),16);
            tracep->chgIData(oldp+1977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgSData(oldp+1978,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),16);
            tracep->chgIData(oldp+1979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
            tracep->chgCData(oldp+1980,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 0x18U))),8);
            tracep->chgSData(oldp+1981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1982,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),8);
            tracep->chgSData(oldp+1983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1984,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 8U))),8);
            tracep->chgSData(oldp+1985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1986,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),8);
            tracep->chgSData(oldp+1987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
            tracep->chgCData(oldp+1988,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),4);
            tracep->chgSData(oldp+1989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1990,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 4U))),4);
            tracep->chgSData(oldp+1991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1992,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 8U))),4);
            tracep->chgSData(oldp+1993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1994,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0xcU))),4);
            tracep->chgSData(oldp+1995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1996,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x10U))),4);
            tracep->chgSData(oldp+1997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+1998,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x14U))),4);
            tracep->chgSData(oldp+1999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+2000,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x18U))),4);
            tracep->chgSData(oldp+2001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
            tracep->chgCData(oldp+2002,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                 >> 0x1cU))),4);
            tracep->chgSData(oldp+2003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x48U])) {
            tracep->chgBit(oldp+2004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_start));
            tracep->chgBit(oldp+2005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_stop));
            tracep->chgBit(oldp+2006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_arm));
            tracep->chgBit(oldp+2007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_update));
            tracep->chgCData(oldp+2008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_sel),8);
            tracep->chgCData(oldp+2009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_mode),3);
            tracep->chgCData(oldp+2010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_presc),8);
            tracep->chgCData(oldp+2011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_mode),3);
            tracep->chgSData(oldp+2012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_th),16);
            tracep->chgCData(oldp+2013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_mode),3);
            tracep->chgSData(oldp+2014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_th),16);
            tracep->chgCData(oldp+2015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_mode),3);
            tracep->chgSData(oldp+2016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_th),16);
            tracep->chgCData(oldp+2017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_mode),3);
            tracep->chgSData(oldp+2018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_th),16);
            tracep->chgBit(oldp+2019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_start));
            tracep->chgBit(oldp+2020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_stop));
            tracep->chgBit(oldp+2021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_arm));
            tracep->chgBit(oldp+2022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_update));
            tracep->chgCData(oldp+2023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_sel),8);
            tracep->chgCData(oldp+2024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_mode),3);
            tracep->chgCData(oldp+2025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_presc),8);
            tracep->chgCData(oldp+2026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_mode),3);
            tracep->chgSData(oldp+2027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_th),16);
            tracep->chgCData(oldp+2028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_mode),3);
            tracep->chgSData(oldp+2029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_th),16);
            tracep->chgCData(oldp+2030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_mode),3);
            tracep->chgSData(oldp+2031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_th),16);
            tracep->chgCData(oldp+2032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_mode),3);
            tracep->chgSData(oldp+2033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_th),16);
            tracep->chgBit(oldp+2034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_start));
            tracep->chgBit(oldp+2035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_stop));
            tracep->chgBit(oldp+2036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_arm));
            tracep->chgBit(oldp+2037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_update));
            tracep->chgCData(oldp+2038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_sel),8);
            tracep->chgCData(oldp+2039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_mode),3);
            tracep->chgCData(oldp+2040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_presc),8);
            tracep->chgCData(oldp+2041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_mode),3);
            tracep->chgSData(oldp+2042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_th),16);
            tracep->chgCData(oldp+2043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_mode),3);
            tracep->chgSData(oldp+2044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_th),16);
            tracep->chgCData(oldp+2045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_mode),3);
            tracep->chgSData(oldp+2046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_th),16);
            tracep->chgCData(oldp+2047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_mode),3);
            tracep->chgSData(oldp+2048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_th),16);
            tracep->chgBit(oldp+2049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_start));
            tracep->chgBit(oldp+2050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_stop));
            tracep->chgBit(oldp+2051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_arm));
            tracep->chgBit(oldp+2052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_update));
            tracep->chgCData(oldp+2053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_sel),8);
            tracep->chgCData(oldp+2054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_mode),3);
            tracep->chgCData(oldp+2055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_presc),8);
            tracep->chgCData(oldp+2056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_mode),3);
            tracep->chgSData(oldp+2057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_th),16);
            tracep->chgCData(oldp+2058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_mode),3);
            tracep->chgSData(oldp+2059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_th),16);
            tracep->chgCData(oldp+2060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_mode),3);
            tracep->chgSData(oldp+2061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_th),16);
            tracep->chgCData(oldp+2062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_mode),3);
            tracep->chgSData(oldp+2063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_th),16);
            tracep->chgBit(oldp+2064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_clk));
            tracep->chgBit(oldp+2065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_clk));
            tracep->chgBit(oldp+2066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_clk));
            tracep->chgBit(oldp+2067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_clk));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x49U])) {
            tracep->chgQData(oldp+2068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer0_signal),48);
            tracep->chgQData(oldp+2070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer1_signal),48);
            tracep->chgQData(oldp+2072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer2_signal),48);
            tracep->chgQData(oldp+2074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer3_signal),48);
            tracep->chgBit(oldp+2076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_evnt));
            tracep->chgBit(oldp+2077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_sig));
            tracep->chgBit(oldp+2078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_evnt));
            tracep->chgBit(oldp+2079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_sig));
            tracep->chgBit(oldp+2080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_evnt));
            tracep->chgBit(oldp+2081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_sig));
            tracep->chgBit(oldp+2082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_evnt));
            tracep->chgBit(oldp+2083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_sig));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x4aU])) {
            tracep->chgCData(oldp+2084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_status),2);
            tracep->chgBit(oldp+2085,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
            tracep->chgBit(oldp+2086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_rx_dc_valid));
            tracep->chgCData(oldp+2087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data),8);
            tracep->chgCData(oldp+2088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer),4);
            tracep->chgCData(oldp+2089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+2090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+2091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__NS),3);
            tracep->chgBit(oldp+2092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__sampleData));
            tracep->chgCData(oldp+2093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next),8);
            tracep->chgBit(oldp+2094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data));
            tracep->chgBit(oldp+2095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg));
            tracep->chgBit(oldp+2096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg));
            tracep->chgBit(oldp+2097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x4bU])) {
            tracep->chgBit(oldp+2098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow));
            tracep->chgBit(oldp+2099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_rx_char_event));
            tracep->chgBit(oldp+2100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x4cU])) {
            tracep->chgCData(oldp+2101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_status),2);
            tracep->chgBit(oldp+2102,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
            tracep->chgBit(oldp+2103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_rx_dc_valid));
            tracep->chgCData(oldp+2104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data),8);
            tracep->chgCData(oldp+2105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer),4);
            tracep->chgCData(oldp+2106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+2107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+2108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__NS),3);
            tracep->chgBit(oldp+2109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__sampleData));
            tracep->chgCData(oldp+2110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next),8);
            tracep->chgBit(oldp+2111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data));
            tracep->chgBit(oldp+2112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg));
            tracep->chgBit(oldp+2113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg));
            tracep->chgBit(oldp+2114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x4dU])) {
            tracep->chgBit(oldp+2115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow));
            tracep->chgBit(oldp+2116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_rx_char_event));
            tracep->chgBit(oldp+2117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x4eU])) {
            tracep->chgBit(oldp+2118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__udma_tx_valid_flush));
            tracep->chgCData(oldp+2119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_r_pix),8);
            tracep->chgSData(oldp+2120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_data_filter_shift),16);
            tracep->chgBit(oldp+2121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_enable));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x4fU])) {
            tracep->chgCData(oldp+2122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token),8);
            tracep->chgCData(oldp+2123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer),8);
            tracep->chgCData(oldp+2124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x50U])) {
            tracep->chgCData(oldp+2125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token),4);
            tracep->chgCData(oldp+2126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgCData(oldp+2127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x51U])) {
            tracep->chgCData(oldp+2128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token),4);
            tracep->chgCData(oldp+2129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgCData(oldp+2130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x52U])) {
            tracep->chgBit(oldp+2131,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+2132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer),4);
            tracep->chgCData(oldp+2133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+2134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+2135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token),4);
            tracep->chgCData(oldp+2136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgCData(oldp+2137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgBit(oldp+2138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode));
            tracep->chgBit(oldp+2139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_div));
            tracep->chgBit(oldp+2140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_rpt));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x53U])) {
            tracep->chgBit(oldp+2141,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+2142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer),4);
            tracep->chgCData(oldp+2143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+2144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
            tracep->chgCData(oldp+2145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token),4);
            tracep->chgCData(oldp+2146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgCData(oldp+2147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgBit(oldp+2148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode));
            tracep->chgBit(oldp+2149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_div));
            tracep->chgBit(oldp+2150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_rpt));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x55U])) {
            tracep->chgWData(oldp+2151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o),288);
            tracep->chgSData(oldp+2160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid),9);
            tracep->chgCData(oldp+2161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid),2);
            tracep->chgQData(oldp+2162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o),64);
            tracep->chgQData(oldp+2164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream),38);
            tracep->chgIData(oldp+2166,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream)),32);
            tracep->chgBit(oldp+2167,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                     >> 0x22U)))));
            tracep->chgCData(oldp+2168,((3U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                       >> 0x20U)))),2);
            tracep->chgBit(oldp+2169,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                     >> 0x25U)))));
            tracep->chgBit(oldp+2170,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                     >> 0x24U)))));
            tracep->chgBit(oldp+2171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_ready_demux));
            tracep->chgBit(oldp+2172,((1U & (~ (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                        >> 0x22U))))));
            tracep->chgIData(oldp+2173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[0U]),32);
            tracep->chgBit(oldp+2174,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid))));
            tracep->chgCData(oldp+2175,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[0U])),8);
            tracep->chgIData(oldp+2176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[1U]),32);
            tracep->chgBit(oldp+2177,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 1U))));
            tracep->chgCData(oldp+2178,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[1U])),8);
            tracep->chgIData(oldp+2179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[4U]),32);
            tracep->chgBit(oldp+2180,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 4U))));
            tracep->chgIData(oldp+2181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[2U]),32);
            tracep->chgBit(oldp+2182,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 2U))));
            tracep->chgIData(oldp+2183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[5U]),32);
            tracep->chgBit(oldp+2184,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 5U))));
            tracep->chgIData(oldp+2185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[3U]),32);
            tracep->chgBit(oldp+2186,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 3U))));
            tracep->chgCData(oldp+2187,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[6U])),8);
            tracep->chgBit(oldp+2188,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 6U))));
            tracep->chgCData(oldp+2189,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[7U])),8);
            tracep->chgBit(oldp+2190,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 7U))));
            tracep->chgIData(oldp+2191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[8U]),32);
            tracep->chgBit(oldp+2192,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                             >> 8U))));
            tracep->chgBit(oldp+2193,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid))));
            tracep->chgIData(oldp+2194,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o)),32);
            tracep->chgBit(oldp+2195,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                             >> 1U))));
            tracep->chgIData(oldp+2196,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o 
                                                 >> 0x20U))),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x56U])) {
            tracep->chgCData(oldp+2197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en),8);
            tracep->chgBit(oldp+2198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+2262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+2263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+2264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+2265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+2266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+2267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+2268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+2269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+2270,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en))));
            tracep->chgBit(oldp+2271,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 1U))));
            tracep->chgBit(oldp+2272,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 2U))));
            tracep->chgBit(oldp+2273,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 3U))));
            tracep->chgBit(oldp+2274,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 4U))));
            tracep->chgBit(oldp+2275,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 5U))));
            tracep->chgBit(oldp+2276,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 6U))));
            tracep->chgBit(oldp+2277,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                             >> 7U))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x57U])) {
            tracep->chgBit(oldp+2278,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+2279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+2280,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+2281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+2282,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+2283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x58U])) {
            tracep->chgBit(oldp+2284,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+2285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+2286,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+2287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+2288,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+2289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x59U])) {
            tracep->chgBit(oldp+2290,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs) 
                                             >> 2U))));
            tracep->chgIData(oldp+2291,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex)
                                          ? (0xfffffffcU 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                          : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)),32);
            tracep->chgIData(oldp+2292,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset))
                                          ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset))
                                              ? ((0xff000000U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                     << 0x18U)) 
                                                 | (0xffffffU 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                       >> 8U)))
                                              : ((0xffff0000U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                     << 0x10U)) 
                                                 | (0xffffU 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                       >> 0x10U))))
                                          : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset))
                                              ? ((0xffffff00U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                     << 8U)) 
                                                 | (0xffU 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                       >> 0x18U)))
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex))),32);
            tracep->chgBit(oldp+2293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__trans_valid));
            tracep->chgBit(oldp+2294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_we_ex));
            tracep->chgCData(oldp+2295,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_type_ex))
                                          ? ((2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                              ? ((1U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                  ? 8U
                                                  : 4U)
                                              : ((1U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                  ? 2U
                                                  : 1U))
                                          : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_type_ex))
                                              ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex)
                                                  ? 1U
                                                  : 
                                                 ((2U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                   ? 
                                                  ((1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 8U
                                                    : 0xcU)
                                                   : 
                                                  ((1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 6U
                                                    : 3U)))
                                              : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex)
                                                  ? 
                                                 ((2U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                   ? 
                                                  ((1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 7U
                                                    : 3U)
                                                   : 
                                                  ((1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 1U
                                                    : 0U))
                                                  : 
                                                 ((2U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                   ? 
                                                  ((1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 8U
                                                    : 0xcU)
                                                   : 
                                                  ((1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 0xeU
                                                    : 0xfU)))))),4);
            tracep->chgSData(oldp+2296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_flags_ex),15);
            tracep->chgBit(oldp+2297,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs))));
            tracep->chgBit(oldp+2298,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs) 
                                             >> 1U))));
            tracep->chgCData(oldp+2299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_atop_ex),6);
            tracep->chgBit(oldp+2300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_valid_id));
            tracep->chgIData(oldp+2301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id),32);
            tracep->chgBit(oldp+2302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__is_compressed_id));
            tracep->chgBit(oldp+2303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__illegal_c_insn_id));
            tracep->chgBit(oldp+2304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__is_fetch_failed_id));
            tracep->chgIData(oldp+2305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_q),32);
            tracep->chgIData(oldp+2306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_id),32);
            tracep->chgBit(oldp+2307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__useincr_addr_ex));
            tracep->chgBit(oldp+2308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned));
            tracep->chgBit(oldp+2309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_multicycle));
            tracep->chgIData(oldp+2310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__jump_target),32);
            tracep->chgIData(oldp+2311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex),32);
            tracep->chgBit(oldp+2312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__branch_in_ex));
            tracep->chgBit(oldp+2313,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
                                             >> 3U))));
            tracep->chgBit(oldp+2314,(((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__cnt_q)) 
                                       | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__trans_valid))));
            tracep->chgIData(oldp+2315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_ex),32);
            tracep->chgBit(oldp+2316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_en_ex));
            tracep->chgCData(oldp+2317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex),7);
            tracep->chgIData(oldp+2318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex),32);
            tracep->chgIData(oldp+2319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex),32);
            tracep->chgCData(oldp+2320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex),5);
            tracep->chgCData(oldp+2321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex),5);
            tracep->chgCData(oldp+2322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex),2);
            tracep->chgCData(oldp+2323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex),2);
            tracep->chgBit(oldp+2324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_clpx_ex));
            tracep->chgBit(oldp+2325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_subrot_ex));
            tracep->chgCData(oldp+2326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex),2);
            tracep->chgCData(oldp+2327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex),3);
            tracep->chgIData(oldp+2328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_a_ex),32);
            tracep->chgIData(oldp+2329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex),32);
            tracep->chgIData(oldp+2330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex),32);
            tracep->chgBit(oldp+2331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_en_ex));
            tracep->chgBit(oldp+2332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_sel_subword_ex));
            tracep->chgCData(oldp+2333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_signed_mode_ex),2);
            tracep->chgCData(oldp+2334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex),5);
            tracep->chgIData(oldp+2335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex),32);
            tracep->chgIData(oldp+2336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex),32);
            tracep->chgIData(oldp+2337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_c_ex),32);
            tracep->chgCData(oldp+2338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex),2);
            tracep->chgBit(oldp+2339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex));
            tracep->chgCData(oldp+2340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_clpx_shift_ex),2);
            tracep->chgBit(oldp+2341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_en_ex));
            tracep->chgCData(oldp+2342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_op_ex),6);
            tracep->chgCData(oldp+2343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_lat_ex),2);
            tracep->chgWData(oldp+2344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT____Vcellout__id_stage_i__apu_operands_ex_o),96);
            tracep->chgCData(oldp+2347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_waddr_ex),6);
            tracep->chgCData(oldp+2348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_waddr_ex),6);
            tracep->chgBit(oldp+2349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_we_ex));
            tracep->chgCData(oldp+2350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_waddr_lsu),6);
            tracep->chgBit(oldp+2351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_we_wb));
            tracep->chgCData(oldp+2352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_waddr_ex),6);
            tracep->chgBit(oldp+2353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_we_ex));
            tracep->chgBit(oldp+2354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_we_fw));
            tracep->chgBit(oldp+2355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_access_ex));
            tracep->chgCData(oldp+2356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex),2);
            tracep->chgIData(oldp+2357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_q),24);
            tracep->chgCData(oldp+2358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_mode_q),2);
            tracep->chgSData(oldp+2359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int),12);
            tracep->chgCData(oldp+2360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_type_ex),2);
            tracep->chgCData(oldp+2361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_sign_ext_ex),2);
            tracep->chgCData(oldp+2362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_reg_offset_ex),2);
            tracep->chgBit(oldp+2363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_req_ex));
            tracep->chgBit(oldp+2364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_load_event_ex));
            tracep->chgBit(oldp+2365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex));
            tracep->chgBit(oldp+2366,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_load_event_ex) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__trans_valid))));
            tracep->chgBit(oldp+2367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_req_int));
            tracep->chgBit(oldp+2368,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_q) 
                                              >> 5U) 
                                             & (~ (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                    >> 2U) 
                                                   & (~ 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                       >> 0xbU))))))));
            tracep->chgBit(oldp+2369,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_q) 
                                              >> 6U) 
                                             & (~ (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                    >> 2U) 
                                                   & (~ 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                       >> 0xbU))))))));
            tracep->chgIData(oldp+2370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mepc_q),32);
            tracep->chgIData(oldp+2371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__depc_q),32);
            tracep->chgIData(oldp+2372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mie_bypass),32);
            tracep->chgIData(oldp+2373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_q),32);
            tracep->chgBit(oldp+2374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
            tracep->chgBit(oldp+2375,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                             >> 2U))));
            tracep->chgBit(oldp+2376,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                             >> 0xfU))));
            tracep->chgBit(oldp+2377,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                             >> 0xcU))));
            tracep->chgBit(oldp+2378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__trigger_match));
            tracep->chgBit(oldp+2379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_minstret));
            tracep->chgBit(oldp+2380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_load));
            tracep->chgBit(oldp+2381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_store));
            tracep->chgBit(oldp+2382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_jump));
            tracep->chgBit(oldp+2383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_branch));
            tracep->chgBit(oldp+2384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_branch_taken));
            tracep->chgBit(oldp+2385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_compressed));
            tracep->chgBit(oldp+2386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_jr_stall));
            tracep->chgBit(oldp+2387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_imiss));
            tracep->chgBit(oldp+2388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_ld_stall));
            tracep->chgBit(oldp+2389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_pipe_stall));
            tracep->chgBit(oldp+2390,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__state_q)))));
            tracep->chgCData(oldp+2391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q),2);
            tracep->chgIData(oldp+2392,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__mem_q 
                                                 >> 
                                                 (0x3fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__read_pointer_q) 
                                                     << 5U))))),32);
            tracep->chgBit(oldp+2393,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q))));
            tracep->chgBit(oldp+2394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__state_q));
            tracep->chgCData(oldp+2395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__cnt_q),2);
            tracep->chgCData(oldp+2396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__flush_cnt_q),2);
            tracep->chgIData(oldp+2397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__trans_addr_q),32);
            tracep->chgIData(oldp+2398,(((IData)(4U) 
                                         + (0xfffffffcU 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__trans_addr_q))),32);
            tracep->chgBit(oldp+2399,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q))));
            tracep->chgBit(oldp+2400,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q))));
            tracep->chgBit(oldp+2401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__read_pointer_q));
            tracep->chgBit(oldp+2402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__write_pointer_q));
            tracep->chgQData(oldp+2403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__mem_q),64);
            tracep->chgBit(oldp+2405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_we_o));
            tracep->chgCData(oldp+2406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_be_o),4);
            tracep->chgIData(oldp+2407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_wdata_o),32);
            tracep->chgCData(oldp+2408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_atop_o),6);
            tracep->chgBit(oldp+2409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__state_q));
            tracep->chgIData(oldp+2410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_addr_q),32);
            tracep->chgBit(oldp+2411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_we_q));
            tracep->chgCData(oldp+2412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_be_q),4);
            tracep->chgIData(oldp+2413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_wdata_q),32);
            tracep->chgCData(oldp+2414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_atop_q),6);
            tracep->chgCData(oldp+2415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__state),3);
            tracep->chgSData(oldp+2416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__r_instr_h),16);
            tracep->chgIData(oldp+2417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__hwlp_addr_q),32);
            tracep->chgIData(oldp+2418,(((IData)(4U) 
                                         + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_q)),32);
            tracep->chgIData(oldp+2419,(((IData)(2U) 
                                         + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_q)),32);
            tracep->chgBit(oldp+2420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__aligner_ready_q));
            tracep->chgBit(oldp+2421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__hwlp_update_pc_q));
            tracep->chgBit(oldp+2422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ebrk_insn_dec));
            tracep->chgBit(oldp+2423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mret_insn_dec));
            tracep->chgBit(oldp+2424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__uret_insn_dec));
            tracep->chgBit(oldp+2425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ecall_insn_dec));
            tracep->chgBit(oldp+2426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__wfi_insn_dec));
            tracep->chgBit(oldp+2427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__fencei_insn_dec));
            tracep->chgBit(oldp+2428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__rega_used_dec));
            tracep->chgBit(oldp+2429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regb_used_dec));
            tracep->chgBit(oldp+2430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_used_dec));
            tracep->chgBit(oldp+2431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__branch_taken_ex));
            tracep->chgCData(oldp+2432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__ctrl_transfer_insn),2);
            tracep->chgBit(oldp+2433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__jr_stall));
            tracep->chgBit(oldp+2434,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__csr_access) 
                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_en_ex) 
                                          & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_lat_ex) 
                                             >> 1U)))));
            tracep->chgIData(oldp+2435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_i_type),32);
            tracep->chgIData(oldp+2436,((0xfffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0x14U))),32);
            tracep->chgIData(oldp+2437,(((0xfffff000U 
                                          & ((- (IData)(
                                                        (1U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                            >> 0x1fU)))) 
                                             << 0xcU)) 
                                         | ((0xfe0U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x14U)) 
                                            | (0x1fU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 7U))))),32);
            tracep->chgIData(oldp+2438,(((0xffffe000U 
                                          & ((- (IData)(
                                                        (1U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                            >> 0x1fU)))) 
                                             << 0xdU)) 
                                         | ((0x1000U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x13U)) 
                                            | ((0x800U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   << 4U)) 
                                               | ((0x7e0U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                      >> 0x14U)) 
                                                  | (0x1eU 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                        >> 7U))))))),32);
            tracep->chgIData(oldp+2439,((0xfffff000U 
                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id)),32);
            tracep->chgIData(oldp+2440,(((0xfff00000U 
                                          & ((- (IData)(
                                                        (1U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                            >> 0x1fU)))) 
                                             << 0x14U)) 
                                         | ((0xff000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id) 
                                            | ((0x800U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 9U)) 
                                               | (0x7feU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                     >> 0x14U)))))),32);
            tracep->chgIData(oldp+2441,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0xfU))),32);
            tracep->chgIData(oldp+2442,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x14U))),32);
            tracep->chgIData(oldp+2443,(((0xffffffe0U 
                                          & ((- (IData)(
                                                        (1U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                            >> 0x18U)))) 
                                             << 5U)) 
                                         | (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                             >> 0x14U)))),32);
            tracep->chgIData(oldp+2444,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x19U))),32);
            tracep->chgIData(oldp+2445,(((0xffffffc0U 
                                          & ((- (IData)(
                                                        (1U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                            >> 0x18U)))) 
                                             << 6U)) 
                                         | ((0x3eU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x13U)) 
                                            | (1U & 
                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x19U))))),32);
            tracep->chgIData(oldp+2446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_vu_type),32);
            tracep->chgIData(oldp+2447,(((0x3000000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                             >> 3U)) 
                                         | ((0x30000U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 7U)) 
                                            | ((0x300U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0xdU)) 
                                               | ((2U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                      >> 0x13U)) 
                                                  | (1U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                        >> 0x19U))))))),32);
            tracep->chgIData(oldp+2448,(((0x10000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                             >> 4U)) 
                                         | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x19U)))),32);
            tracep->chgIData(oldp+2449,((((IData)(1U) 
                                          << (0x1fU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                 >> 0x14U))) 
                                         - (IData)(1U))),32);
            tracep->chgIData(oldp+2450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_a),32);
            tracep->chgBit(oldp+2451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q));
            tracep->chgCData(oldp+2452,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0xfU))),6);
            tracep->chgCData(oldp+2453,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x14U))),6);
            tracep->chgCData(oldp+2454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id),6);
            tracep->chgCData(oldp+2455,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 7U))),6);
            tracep->chgCData(oldp+2456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_alu_waddr_id),6);
            tracep->chgBit(oldp+2457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we));
            tracep->chgIData(oldp+2458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_data_ra_id),32);
            tracep->chgIData(oldp+2459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__mem[
                                        (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x14U))]),32);
            tracep->chgIData(oldp+2460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__mem[
                                        (0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id))]),32);
            tracep->chgCData(oldp+2461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_op_a_mux_sel),3);
            tracep->chgCData(oldp+2462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_op_c_mux_sel),2);
            tracep->chgCData(oldp+2463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_mux),2);
            tracep->chgBit(oldp+2464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_a_mux_sel));
            tracep->chgCData(oldp+2465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ctrl_transfer_target_mux_sel),2);
            tracep->chgCData(oldp+2466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mult_operator),3);
            tracep->chgCData(oldp+2467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mult_signed_mode),2);
            tracep->chgBit(oldp+2468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_alu_waddr_mux_sel));
            tracep->chgBit(oldp+2469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_we_id));
            tracep->chgCData(oldp+2470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_type_id),2);
            tracep->chgCData(oldp+2471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_sign_ext_id),2);
            tracep->chgBit(oldp+2472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__csr_access));
            tracep->chgBit(oldp+2473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__prepost_useincr));
            tracep->chgCData(oldp+2474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_a_fw_mux_sel),2);
            tracep->chgCData(oldp+2475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_b_fw_mux_sel),2);
            tracep->chgCData(oldp+2476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_c_fw_mux_sel),2);
            tracep->chgCData(oldp+2477,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_vu_type)),2);
            tracep->chgBit(oldp+2478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id));
            tracep->chgBit(oldp+2479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_ex_is_reg_b_id));
            tracep->chgBit(oldp+2480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_ex_is_reg_c_id));
            tracep->chgBit(oldp+2481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id));
            tracep->chgBit(oldp+2482,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
                                         == (0x1fU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x14U))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regb_used_dec)) 
                                       & (0U != (0x1fU 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                    >> 0x14U))))));
            tracep->chgBit(oldp+2483,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_used_dec)) 
                                       & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)))));
            tracep->chgBit(oldp+2484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id));
            tracep->chgBit(oldp+2485,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_waddr_ex) 
                                         == (0x1fU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x14U))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regb_used_dec)) 
                                       & (0U != (0x1fU 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                    >> 0x14U))))));
            tracep->chgBit(oldp+2486,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_waddr_ex) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_used_dec)) 
                                       & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)))));
            tracep->chgBit(oldp+2487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mret_dec));
            tracep->chgBit(oldp+2488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__uret_dec));
            tracep->chgBit(oldp+2489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__dret_dec));
            tracep->chgBit(oldp+2490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__id_valid_q));
            tracep->chgBit(oldp+2491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__perf_pipeline_stall));
            tracep->chgWData(oldp+2492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__mem),1024);
            tracep->chgIData(oldp+2524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__we_a_dec),32);
            tracep->chgIData(oldp+2525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__we_b_dec),32);
            tracep->chgBit(oldp+2526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we));
            tracep->chgBit(oldp+2527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__data_req));
            tracep->chgBit(oldp+2528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__alu_en));
            tracep->chgBit(oldp+2529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en));
            tracep->chgCData(oldp+2530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),5);
            tracep->chgCData(oldp+2531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs),3);
            tracep->chgBit(oldp+2532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q));
            tracep->chgBit(oldp+2533,((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__ctrl_transfer_insn))));
            tracep->chgBit(oldp+2534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__data_err_q));
            tracep->chgBit(oldp+2535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
            tracep->chgBit(oldp+2536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_entry_q));
            tracep->chgBit(oldp+2537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_force_wakeup_q));
            tracep->chgBit(oldp+2538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_we_lsu));
            tracep->chgBit(oldp+2539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready));
            tracep->chgIData(oldp+2540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev),32);
            tracep->chgIData(oldp+2541,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex)),32);
            tracep->chgIData(oldp+2542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev),32);
            tracep->chgIData(oldp+2543,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex)),32);
            tracep->chgBit(oldp+2544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid));
            tracep->chgIData(oldp+2545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask),32);
            tracep->chgBit(oldp+2546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate));
            tracep->chgIData(oldp+2547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a),32);
            tracep->chgIData(oldp+2548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b),32);
            tracep->chgQData(oldp+2549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a),36);
            tracep->chgQData(oldp+2551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b),36);
            tracep->chgIData(oldp+2553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result),32);
            tracep->chgQData(oldp+2554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded),37);
            tracep->chgIData(oldp+2556,((((((0x1cU 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                                            | (0x1dU 
                                               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                           | (0x1eU 
                                              == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                          | (0x1fU 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)))
                                          ? (0x7fffffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
                                                >> 1U))
                                          : 0U)),32);
            tracep->chgIData(oldp+2557,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
                                         + (((((0x1cU 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                                               | (0x1dU 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                              | (0x1eU 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                             | (0x1fU 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)))
                                             ? (0x7fffffffU 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
                                                   >> 1U))
                                             : 0U))),32);
            tracep->chgBit(oldp+2558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left));
            tracep->chgBit(oldp+2559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round));
            tracep->chgBit(oldp+2560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic));
            tracep->chgIData(oldp+2561,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_clpx_ex)
                                          ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex) 
                                              << 0x10U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex))
                                          : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex) 
                                              << 0x18U) 
                                             | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex) 
                                                 << 0x10U) 
                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex) 
                                                    << 8U) 
                                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex)))))),32);
            tracep->chgIData(oldp+2562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a),32);
            tracep->chgSData(oldp+2563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex),16);
            tracep->chgQData(oldp+2564,(((0x26U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                          ? (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)))
                                          : (((QData)((IData)(
                                                              (- (IData)(
                                                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
                                                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
                                                                             >> 0x1fU)))))) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a))))),64);
            tracep->chgCData(oldp+2566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal),4);
            tracep->chgCData(oldp+2567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater),4);
            tracep->chgCData(oldp+2568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed),4);
            tracep->chgCData(oldp+2569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec),4);
            tracep->chgCData(oldp+2570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec),4);
            tracep->chgIData(oldp+2571,(((0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                          ? 0U : (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex))),32);
            tracep->chgBit(oldp+2572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip));
            tracep->chgCData(oldp+2573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result),4);
            tracep->chgIData(oldp+2574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax),32);
            tracep->chgCData(oldp+2575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax),4);
            tracep->chgBit(oldp+2576,(((((0x10U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                                         | (0x11U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                        | (0x16U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                       | (0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)))));
            tracep->chgIData(oldp+2577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b),32);
            tracep->chgIData(oldp+2578,(((0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                          ? ((1U & 
                                              ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                                >> 0x1fU) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip)))
                                              ? 0U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax)
                                          : ((1U & 
                                              ((IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
                                                        >> 0x24U)) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip)))
                                              ? (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex)
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax))),32);
            tracep->chgCData(oldp+2579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel),8);
            tracep->chgCData(oldp+2580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel),4);
            tracep->chgCData(oldp+2581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel),2);
            tracep->chgCData(oldp+2582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel),2);
            tracep->chgCData(oldp+2583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through),4);
            tracep->chgIData(oldp+2584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1),32);
            tracep->chgIData(oldp+2585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0),32);
            tracep->chgIData(oldp+2586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in),32);
            tracep->chgIData(oldp+2587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in),32);
            tracep->chgIData(oldp+2588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result),32);
            tracep->chgIData(oldp+2589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result),32);
            tracep->chgIData(oldp+2590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input),32);
            tracep->chgCData(oldp+2591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result),6);
            tracep->chgBit(oldp+2592,((0x28U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))));
            tracep->chgIData(oldp+2593,(((IData)(0xfffffffeU) 
                                         << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex))),32);
            tracep->chgIData(oldp+2594,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)),32);
            tracep->chgIData(oldp+2595,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask))),32);
            tracep->chgIData(oldp+2596,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)),32);
            tracep->chgCData(oldp+2597,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex))),2);
            tracep->chgIData(oldp+2598,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResInv_SP)
                                          ? (- vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__OutMux_D)
                                          : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__OutMux_D)),32);
            tracep->chgBit(oldp+2599,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))));
            tracep->chgBit(oldp+2600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_op_a_signed));
            tracep->chgIData(oldp+2601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l1),32);
            tracep->chgIData(oldp+2602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l2),24);
            tracep->chgSData(oldp+2603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l3),16);
            tracep->chgSData(oldp+2604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l4),10);
            tracep->chgBit(oldp+2605,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result))));
            tracep->chgCData(oldp+2606,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))),2);
            tracep->chgIData(oldp+2607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP),32);
            tracep->chgIData(oldp+2608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev),32);
            tracep->chgIData(oldp+2609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__AReg_DP),32);
            tracep->chgIData(oldp+2610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__BReg_DP),32);
            tracep->chgBit(oldp+2611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__RemSel_SP));
            tracep->chgBit(oldp+2612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__CompInv_SP));
            tracep->chgBit(oldp+2613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResInv_SP));
            tracep->chgIData(oldp+2614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__OutMux_D),32);
            tracep->chgCData(oldp+2615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__Cnt_DP),6);
            tracep->chgBit(oldp+2616,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__Cnt_DP)))))));
            tracep->chgBit(oldp+2617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ABComp_S));
            tracep->chgCData(oldp+2618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__State_SP),2);
            tracep->chgQData(oldp+2619,((0x1ffffffffULL 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                             ? (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q)) 
                                                 << 0x20U) 
                                                | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex)))
                                             : VL_EXTENDS_QI(33,32, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex)))),33);
            tracep->chgIData(oldp+2621,(((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex))
                                          ? (0x7fffffffU 
                                             & (((IData)(1U) 
                                                 << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex)) 
                                                >> 1U))
                                          : 0U)),32);
            tracep->chgIData(oldp+2622,(((IData)(1U) 
                                         << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex))),32);
            tracep->chgCData(oldp+2623,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm)
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex))),5);
            tracep->chgCData(oldp+2624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword),2);
            tracep->chgCData(oldp+2625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed),2);
            tracep->chgBit(oldp+2626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith));
            tracep->chgCData(oldp+2627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm),5);
            tracep->chgCData(oldp+2628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword),2);
            tracep->chgCData(oldp+2629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed),2);
            tracep->chgBit(oldp+2630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith));
            tracep->chgBit(oldp+2631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q));
            tracep->chgBit(oldp+2632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active));
            tracep->chgBit(oldp+2633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save));
            tracep->chgBit(oldp+2634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry));
            tracep->chgCData(oldp+2635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS),3);
            tracep->chgIData(oldp+2636,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_a_ex 
                                         ^ (- (IData)(
                                                      (1U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)))))),32);
            tracep->chgIData(oldp+2637,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex 
                                         & (- (IData)(
                                                      (1U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)))))),32);
            tracep->chgIData(oldp+2638,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex 
                                          + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex 
                                             & (- (IData)(
                                                          (1U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)))))) 
                                         + VL_MULS_III(32,32,32, 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_a_ex 
                                                        ^ 
                                                        (- (IData)(
                                                                   (1U 
                                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex))))), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex))),32);
            tracep->chgBit(oldp+2639,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex))));
            tracep->chgIData(oldp+2640,(((((VL_EXTENDS_II(32,18, 
                                                          (0x3ffffU 
                                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[0U])) 
                                            + VL_EXTENDS_II(32,18, 
                                                            (0x3ffffU 
                                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[1U] 
                                                                 << 0xeU) 
                                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[0U] 
                                                                   >> 0x12U))))) 
                                           + VL_EXTENDS_II(32,18, 
                                                           (0x3ffffU 
                                                            & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[2U] 
                                                                << 0x1cU) 
                                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[1U] 
                                                                  >> 4U))))) 
                                          + VL_EXTENDS_II(32,18, 
                                                          (0x3ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[2U] 
                                                               << 0xaU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[1U] 
                                                                 >> 0x16U))))) 
                                         + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_c_ex)),32);
            tracep->chgQData(oldp+2641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_result),33);
            tracep->chgIData(oldp+2643,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex)
                                          ? (VL_EXTENDS_II(32,17, 
                                                           (0x1ffffU 
                                                            & (IData)(
                                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b 
                                                                       >> 0x11U)))) 
                                             & (- (IData)(
                                                          (1U 
                                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex))))))
                                          : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_c_ex)),32);
            tracep->chgSData(oldp+2644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__clpx_shift_result),16);
            tracep->chgQData(oldp+2645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a),36);
            tracep->chgQData(oldp+2647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b),36);
            tracep->chgWData(oldp+2649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul),72);
            tracep->chgQData(oldp+2652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a),34);
            tracep->chgQData(oldp+2654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b),34);
            tracep->chgWData(oldp+2656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_mul),68);
            tracep->chgIData(oldp+2659,((0x1ffffU & 
                                         ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a 
                                                   >> 0x11U)) 
                                          ^ (- (IData)(
                                                       ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex) 
                                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex)))))))),17);
            tracep->chgIData(oldp+2660,(VL_EXTENDS_II(32,17, 
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b 
                                                                  >> 0x11U))))),32);
            tracep->chgCData(oldp+2661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__cnt_q),2);
            tracep->chgIData(oldp+2662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int),32);
            tracep->chgCData(oldp+2663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_type_q),2);
            tracep->chgCData(oldp+2664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
            tracep->chgCData(oldp+2665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_sign_ext_q),2);
            tracep->chgBit(oldp+2666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_we_q));
            tracep->chgBit(oldp+2667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_load_event_q));
            tracep->chgCData(oldp+2668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset),2);
            tracep->chgIData(oldp+2669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__rdata_q),32);
            tracep->chgBit(oldp+2670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int));
            tracep->chgCData(oldp+2671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__frm_q),3);
            tracep->chgCData(oldp+2672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__frm_n),3);
            tracep->chgCData(oldp+2673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__fflags_q),5);
            tracep->chgCData(oldp+2674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__fflags_n),5);
            tracep->chgIData(oldp+2675,((0x28001040U 
                                         | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_exec_q) 
                                            << 2U))),32);
            tracep->chgIData(oldp+2676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q),32);
            tracep->chgIData(oldp+2677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q),32);
            tracep->chgIData(oldp+2678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch0_q),32);
            tracep->chgIData(oldp+2679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch1_q),32);
            tracep->chgIData(oldp+2680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mscratch_q),32);
            tracep->chgCData(oldp+2681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_q),7);
            tracep->chgCData(oldp+2682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcause_q),6);
            tracep->chgIData(oldp+2683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mie_q),32);
            tracep->chgIData(oldp+2684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_wdata),32);
            tracep->chgBit(oldp+2685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_we));
            tracep->chgSData(oldp+2686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events),16);
            tracep->chgIData(oldp+2687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_lower),32);
            tracep->chgIData(oldp+2688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_upper),32);
            tracep->chgBit(oldp+2689,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                       & (0x306U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
            tracep->chgBit(oldp+2690,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                       & (0x320U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
            tracep->chgBit(oldp+2691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmevent_we));
            tracep->chgBit(oldp+2692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_exec_q));
            tracep->chgBit(oldp+2693,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)) 
                                       & (0x7a1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
            tracep->chgBit(oldp+2694,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)) 
                                       & (0x7a2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
            tracep->chgWData(oldp+2695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+2698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+2699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+2702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+2703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgIData(oldp+2704,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__tcdm_fc_data_addr_remapped.add),32);
            tracep->chgBit(oldp+2705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+2706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+2707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgIData(oldp+2708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+2709,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+2710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+2711,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgBit(oldp+2712,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_we_ex)))));
            tracep->chgIData(oldp+2713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+2714,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 2U))));
            tracep->chgIData(oldp+2715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+2716,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 8U))),4);
            tracep->chgIData(oldp+2717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+2718,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 1U))));
            tracep->chgIData(oldp+2719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+2720,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 4U))),4);
            tracep->chgBit(oldp+2721,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x59U] | vlTOPp->__Vm_traceActivity
                         [0x5aU]))) {
            tracep->chgWData(oldp+2722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q),2048);
            tracep->chgWData(oldp+2786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmevent_q),1024);
            tracep->chgIData(oldp+2818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcountinhibit_q),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x5bU])) {
            tracep->chgBit(oldp+2819,((1U & (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                                          & ((8U 
                                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                                 << 3U)) 
                                                             | (7U 
                                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                                   >> 1U)))) 
                                                         & ((0xcU 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                                << 2U)) 
                                                            | (3U 
                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                                  >> 2U))))))))));
            tracep->chgBit(oldp+2820,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up))))));
            __Vtemp10867[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[0U];
            __Vtemp10867[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[1U];
            __Vtemp10867[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[2U];
            __Vtemp10867[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[3U];
            tracep->chgWData(oldp+2821,(__Vtemp10867),128);
            tracep->chgSData(oldp+2825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_status),16);
            tracep->chgBit(oldp+2826,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                        ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot) 
                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_eot))));
            tracep->chgBit(oldp+2827,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_status))));
            tracep->chgCData(oldp+2828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__sync_a),2);
            tracep->chgBit(oldp+2829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__r_input_reg));
            tracep->chgBit(oldp+2830,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                         ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot) 
                                            & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot))
                                         : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_eot)) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__sync_a))))));
            tracep->chgBit(oldp+2831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_start_write));
            tracep->chgBit(oldp+2832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_start_read));
            tracep->chgBit(oldp+2833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_eot));
            tracep->chgCData(oldp+2834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_status),6);
            tracep->chgBit(oldp+2835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_stopcmd_start));
            tracep->chgBit(oldp+2836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux));
            tracep->chgBit(oldp+2837,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot))));
            tracep->chgBit(oldp+2838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_clear_eot));
            tracep->chgCData(oldp+2839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_status),6);
            tracep->chgBit(oldp+2840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_last));
            tracep->chgBit(oldp+2841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot));
            tracep->chgBit(oldp+2842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot));
            tracep->chgBit(oldp+2843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_sample_eot));
            tracep->chgBit(oldp+2844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_single_block));
            tracep->chgBit(oldp+2845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_busy));
            tracep->chgCData(oldp+2846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_state),2);
            tracep->chgCData(oldp+2847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state),4);
            tracep->chgCData(oldp+2848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__i_cmd_crc__DOT__r_crc),7);
            tracep->chgBit(oldp+2849,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__i_cmd_crc__DOT__r_crc) 
                                             >> 6U))));
            tracep->chgBit(oldp+2850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_crc_en));
            tracep->chgBit(oldp+2851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_crc_clr));
            tracep->chgBit(oldp+2852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_crc_shift));
            tracep->chgQData(oldp+2853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cmd),38);
            tracep->chgWData(oldp+2855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp),136);
            tracep->chgBit(oldp+2860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_shift_cmd));
            tracep->chgBit(oldp+2861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_shift_resp));
            tracep->chgBit(oldp+2862,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))));
            tracep->chgCData(oldp+2863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt),8);
            tracep->chgBit(oldp+2864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt_running));
            tracep->chgCData(oldp+2865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state),5);
            tracep->chgQData(oldp+2866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc),64);
            tracep->chgCData(oldp+2868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_out),4);
            tracep->chgBit(oldp+2869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_en));
            tracep->chgBit(oldp+2870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_shift));
            tracep->chgBit(oldp+2871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_intx));
            tracep->chgIData(oldp+2872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_data),32);
            tracep->chgBit(oldp+2873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sddata_oen));
            tracep->chgBit(oldp+2874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_shift_data));
            tracep->chgSData(oldp+2875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt),9);
            tracep->chgBit(oldp+2876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_running));
            tracep->chgCData(oldp+2877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_bit_cnt),3);
            tracep->chgCData(oldp+2878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block),8);
            tracep->chgBit(oldp+2879,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))));
            tracep->chgBit(oldp+2880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_byte));
            tracep->chgCData(oldp+2881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_byte_in_word),2);
            tracep->chgBit(oldp+2882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_rx_en));
            tracep->chgSData(oldp+2883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sdio_timeout),11);
            tracep->chgSData(oldp+2884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc),16);
            tracep->chgBit(oldp+2885,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                                             >> 0xfU))));
            tracep->chgSData(oldp+2886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc),16);
            tracep->chgBit(oldp+2887,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                                             >> 0xfU))));
            tracep->chgSData(oldp+2888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc),16);
            tracep->chgBit(oldp+2889,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                                             >> 0xfU))));
            tracep->chgSData(oldp+2890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc),16);
            tracep->chgBit(oldp+2891,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                                             >> 0xfU))));
            tracep->chgCData(oldp+2892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer),4);
            tracep->chgCData(oldp+2893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+2894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
            tracep->chgCData(oldp+2895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
            tracep->chgCData(oldp+2896,((((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                          & ((8U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                               << 3U)) 
                                             | (7U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                   >> 1U)))) 
                                         & ((0xcU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              << 2U)) 
                                            | (3U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                >> 2U))))),4);
            tracep->chgCData(oldp+2897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
            tracep->chgCData(oldp+2898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token),4);
            tracep->chgBit(oldp+2899,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up))));
            tracep->chgCData(oldp+2900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgWData(oldp+2901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),128);
            tracep->chgCData(oldp+2905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgBit(oldp+2906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+2907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+2908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x5bU] | vlTOPp->__Vm_traceActivity
                         [0x79U]))) {
            tracep->chgIData(oldp+2909,((((0U == (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U)))
                                           ? 0U : (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data[
                                                   ((IData)(1U) 
                                                    + 
                                                    (3U 
                                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                        << 5U))))) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data[
                                            (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                            >> (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U))))),32);
            tracep->chgIData(oldp+2910,((((0U == (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U)))
                                           ? 0U : (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data[
                                                   ((IData)(1U) 
                                                    + 
                                                    (3U 
                                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                        << 5U))))) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data[
                                            (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                            >> (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U))))),32);
            tracep->chgCData(oldp+2911,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                          ? 0xcU : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_op))),6);
            tracep->chgIData(oldp+2912,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                          ? 0U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_arg)),32);
            tracep->chgBit(oldp+2913,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U)))))));
            tracep->chgBit(oldp+2914,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 2U)))))));
            tracep->chgBit(oldp+2915,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              & ((8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 1U)))))));
            tracep->chgBit(oldp+2916,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                & ((0xeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 3U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                  & ((0xcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                           >> 2U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                 & ((8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 1U))))))));
            tracep->chgBit(oldp+2917,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U)))))));
            tracep->chgBit(oldp+2918,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 2U)))))));
            tracep->chgBit(oldp+2919,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 1U)))))));
            tracep->chgBit(oldp+2920,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((0xeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 3U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                  & ((0xcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                           >> 2U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                 & ((8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                          >> 1U))))))));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x5bU] | vlTOPp->__Vm_traceActivity
                         [0x7aU]))) {
            tracep->chgCData(oldp+2921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__s_sddata_oen),4);
            tracep->chgCData(oldp+2922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en),4);
            tracep->chgCData(oldp+2923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift),4);
            tracep->chgBit(oldp+2924,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift))));
            tracep->chgBit(oldp+2925,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en))));
            tracep->chgBit(oldp+2926,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift) 
                                             >> 1U))));
            tracep->chgBit(oldp+2927,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en) 
                                             >> 1U))));
            tracep->chgBit(oldp+2928,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift) 
                                             >> 2U))));
            tracep->chgBit(oldp+2929,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en) 
                                             >> 2U))));
            tracep->chgBit(oldp+2930,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift) 
                                             >> 3U))));
            tracep->chgBit(oldp+2931,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en) 
                                             >> 3U))));
            tracep->chgBit(oldp+2932,(((~ (IData)((0U 
                                                   != 
                                                   (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                                     & ((8U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                            << 3U)) 
                                                        | (7U 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                              >> 1U)))) 
                                                    & ((0xcU 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                           << 2U)) 
                                                       | (3U 
                                                          & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                             >> 2U))))))) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready))));
            tracep->chgCData(oldp+2933,((((~ (IData)(
                                                     (0U 
                                                      != 
                                                      (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                                        & ((8U 
                                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                               << 3U)) 
                                                           | (7U 
                                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                                 >> 1U)))) 
                                                       & ((0xcU 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                              << 2U)) 
                                                          | (3U 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                                >> 2U))))))) 
                                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready))
                                          ? ((0xeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                   >> 3U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
            tracep->chgCData(oldp+2934,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                          ? ((0xeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                   >> 3U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x5cU])) {
            tracep->chgBit(oldp+2935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_sdcmd_oen));
            tracep->chgBit(oldp+2936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_sdcmd));
            tracep->chgCData(oldp+2937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sddata),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x5dU])) {
            tracep->chgBit(oldp+2938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn0_o));
            tracep->chgBit(oldp+2939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn1_o));
            tracep->chgBit(oldp+2940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn2_o));
            tracep->chgBit(oldp+2941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn3_o));
            tracep->chgCData(oldp+2942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status),2);
            tracep->chgBit(oldp+2943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_done));
            tracep->chgBit(oldp+2944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data_ready));
            tracep->chgBit(oldp+2945,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall)))));
            tracep->chgBit(oldp+2946,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))))));
            tracep->chgBit(oldp+2947,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+2948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_clkdiv),8);
            tracep->chgBit(oldp+2949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg));
            tracep->chgBit(oldp+2950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol));
            tracep->chgBit(oldp+2951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpha));
            tracep->chgCData(oldp+2952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer),8);
            tracep->chgCData(oldp+2953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+2954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+2955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+2956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty),8);
            tracep->chgCData(oldp+2957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
            tracep->chgCData(oldp+2958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer),8);
            tracep->chgCData(oldp+2959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+2960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+2961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+2962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty),8);
            tracep->chgCData(oldp+2963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
            tracep->chgCData(oldp+2964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token),8);
            tracep->chgBit(oldp+2965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall));
            tracep->chgCData(oldp+2966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer),8);
            tracep->chgWData(oldp+2967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data),256);
            tracep->chgCData(oldp+2975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
            tracep->chgBit(oldp+2976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+2977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+2978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+2979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state),3);
            tracep->chgBit(oldp+2980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg));
            tracep->chgBit(oldp+2981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clear_cs));
            tracep->chgCData(oldp+2982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_evt_sel),2);
            tracep->chgBit(oldp+2983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi));
            tracep->chgSData(oldp+2984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk),16);
            tracep->chgCData(oldp+2985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type),2);
            tracep->chgBit(oldp+2986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_dummy));
            tracep->chgSData(oldp+2987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num),16);
            tracep->chgBit(oldp+2988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful));
            tracep->chgBit(oldp+2989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_tx_done));
            tracep->chgBit(oldp+2990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rx_done));
            tracep->chgBit(oldp+2991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result));
            tracep->chgQData(oldp+2992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out),33);
            tracep->chgBit(oldp+2994,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
            tracep->chgBit(oldp+2995,((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
            tracep->chgBit(oldp+2996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay));
            tracep->chgBit(oldp+2997,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                     >> 0x20U)))));
            tracep->chgBit(oldp+2998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay));
            tracep->chgBit(oldp+2999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_first_reply));
            tracep->chgCData(oldp+3000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state),2);
            tracep->chgBit(oldp+3001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_done));
            tracep->chgBit(oldp+3002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_update));
            tracep->chgCData(oldp+3003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_target),8);
            tracep->chgCData(oldp+3004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt),8);
            tracep->chgCData(oldp+3005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_next),8);
            tracep->chgCData(oldp+3006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a),2);
            tracep->chgBit(oldp+3007,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a))))));
            tracep->chgCData(oldp+3008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements),4);
            tracep->chgCData(oldp+3009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_in),3);
            tracep->chgCData(oldp+3010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_out),3);
            tracep->chgQData(oldp+3011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[0]),33);
            tracep->chgQData(oldp+3013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[1]),33);
            tracep->chgQData(oldp+3015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[2]),33);
            tracep->chgQData(oldp+3017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[3]),33);
            tracep->chgQData(oldp+3019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[4]),33);
            tracep->chgQData(oldp+3021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[5]),33);
            tracep->chgBit(oldp+3023,((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
            tracep->chgIData(oldp+3024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__loop1),32);
            tracep->chgCData(oldp+3025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state),4);
            tracep->chgCData(oldp+3026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state),4);
            tracep->chgSData(oldp+3027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_hi),16);
            tracep->chgSData(oldp+3028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi),16);
            tracep->chgBit(oldp+3029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_hi));
            tracep->chgIData(oldp+3030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg),32);
            tracep->chgIData(oldp+3031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg),32);
            tracep->chgBit(oldp+3032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken));
            tracep->chgBit(oldp+3033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_clken));
            tracep->chgBit(oldp+3034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken));
            tracep->chgBit(oldp+3035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last));
            tracep->chgBit(oldp+3036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last));
            tracep->chgBit(oldp+3037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done));
            tracep->chgBit(oldp+3038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_is_ful));
            tracep->chgBit(oldp+3039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst));
            tracep->chgCData(oldp+3040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bitsword),5);
            tracep->chgCData(oldp+3041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf),2);
            tracep->chgCData(oldp+3042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits),5);
            tracep->chgCData(oldp+3043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_transf),2);
            tracep->chgCData(oldp+3044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf),2);
            tracep->chgBit(oldp+3045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_transf));
            tracep->chgCData(oldp+3046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index),5);
            tracep->chgCData(oldp+3047,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                          ? 8U : ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                                   ? 0x10U
                                                   : 0U))),5);
            tracep->chgCData(oldp+3048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bit_offset),5);
            tracep->chgBit(oldp+3049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done));
            tracep->chgCData(oldp+3050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgBit(oldp+3051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x5dU] | vlTOPp->__Vm_traceActivity
                         [0x7cU]))) {
            tracep->chgIData(oldp+3052,((((0U == (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U)))
                                           ? 0U : (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                                   ((IData)(1U) 
                                                    + 
                                                    (7U 
                                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                        << 5U))))) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                            (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                            >> (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U))))),32);
            tracep->chgBit(oldp+3053,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U)))))));
            tracep->chgBit(oldp+3054,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))));
            tracep->chgBit(oldp+3055,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xf8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 5U)))))));
            tracep->chgBit(oldp+3056,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                & ((0xfeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                         >> 7U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                  & ((0xfcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                           >> 6U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                 & ((0xf8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                          >> 5U))))))));
            tracep->chgBit(oldp+3057,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U)))))));
            tracep->chgBit(oldp+3058,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))));
            tracep->chgBit(oldp+3059,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xf8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 5U)))))));
            tracep->chgBit(oldp+3060,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                & ((0xfeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 7U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                  & ((0xfcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                           >> 6U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                 & ((0xf8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 5U))))))));
            tracep->chgBit(oldp+3061,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U)))))));
            tracep->chgBit(oldp+3062,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))));
            tracep->chgBit(oldp+3063,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xf8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 5U)))))));
            tracep->chgBit(oldp+3064,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                & ((0xfeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 7U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                  & ((0xfcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                           >> 6U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                 & ((0xf8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                          >> 5U))))))));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x5dU] | vlTOPp->__Vm_traceActivity
                         [0x7dU]))) {
            tracep->chgBit(oldp+3065,(((~ (IData)((0U 
                                                   != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))));
            tracep->chgCData(oldp+3066,((((~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))
                                          ? ((0xfeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                                   >> 7U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token))),8);
            tracep->chgCData(oldp+3067,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable)
                                          ? ((0xfeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                                   >> 7U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token))),8);
            tracep->chgCData(oldp+3068,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                  ? (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                             >> 0x1cU))
                                                  : 
                                                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                  >> 0x1cU)))),4);
            tracep->chgBit(oldp+3069,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 9U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 9U)))));
            tracep->chgBit(oldp+3070,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 8U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3071,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),8);
            tracep->chgCData(oldp+3072,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),2);
            tracep->chgSData(oldp+3073,((0xffffU & 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),16);
            tracep->chgBit(oldp+3074,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))));
            tracep->chgBit(oldp+3075,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 1U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 1U)))));
            tracep->chgCData(oldp+3076,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                ? (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                           >> 0x18U))
                                                : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                   >> 0x18U)))),2);
            tracep->chgCData(oldp+3077,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                              >> 8U))
                                                   : 
                                                  (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                   >> 8U)))),8);
            tracep->chgQData(oldp+3078,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                          ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out
                                          : (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay)) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))))),33);
            tracep->chgBit(oldp+3080,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_eot) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a))))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x5eU])) {
            tracep->chgBit(oldp+3081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo0_o));
            tracep->chgBit(oldp+3082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo1_o));
            tracep->chgBit(oldp+3083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo2_o));
            tracep->chgBit(oldp+3084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo3_o));
            tracep->chgCData(oldp+3085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_spi_mode),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x5fU])) {
            tracep->chgBit(oldp+3086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn0_o));
            tracep->chgBit(oldp+3087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn1_o));
            tracep->chgBit(oldp+3088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn2_o));
            tracep->chgBit(oldp+3089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn3_o));
            tracep->chgCData(oldp+3090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status),2);
            tracep->chgBit(oldp+3091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_done));
            tracep->chgBit(oldp+3092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_ready));
            tracep->chgBit(oldp+3093,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall)))));
            tracep->chgBit(oldp+3094,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))))));
            tracep->chgBit(oldp+3095,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+3096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_clkdiv),8);
            tracep->chgBit(oldp+3097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg));
            tracep->chgBit(oldp+3098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol));
            tracep->chgBit(oldp+3099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpha));
            tracep->chgCData(oldp+3100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer),8);
            tracep->chgCData(oldp+3101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+3102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+3103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+3104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty),8);
            tracep->chgCData(oldp+3105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
            tracep->chgCData(oldp+3106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer),8);
            tracep->chgCData(oldp+3107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+3108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token),8);
            tracep->chgCData(oldp+3109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__write_token_dn),8);
            tracep->chgCData(oldp+3110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty),8);
            tracep->chgCData(oldp+3111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
            tracep->chgCData(oldp+3112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token),8);
            tracep->chgBit(oldp+3113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall));
            tracep->chgCData(oldp+3114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer),8);
            tracep->chgWData(oldp+3115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data),256);
            tracep->chgCData(oldp+3123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
            tracep->chgBit(oldp+3124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_up));
            tracep->chgBit(oldp+3125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
            tracep->chgBit(oldp+3126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
            tracep->chgCData(oldp+3127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state),3);
            tracep->chgBit(oldp+3128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg));
            tracep->chgBit(oldp+3129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clear_cs));
            tracep->chgCData(oldp+3130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_evt_sel),2);
            tracep->chgBit(oldp+3131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi));
            tracep->chgSData(oldp+3132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk),16);
            tracep->chgCData(oldp+3133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type),2);
            tracep->chgBit(oldp+3134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_dummy));
            tracep->chgSData(oldp+3135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num),16);
            tracep->chgBit(oldp+3136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful));
            tracep->chgBit(oldp+3137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_tx_done));
            tracep->chgBit(oldp+3138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rx_done));
            tracep->chgBit(oldp+3139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result));
            tracep->chgQData(oldp+3140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out),33);
            tracep->chgBit(oldp+3142,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
            tracep->chgBit(oldp+3143,((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
            tracep->chgBit(oldp+3144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay));
            tracep->chgBit(oldp+3145,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                     >> 0x20U)))));
            tracep->chgBit(oldp+3146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay));
            tracep->chgBit(oldp+3147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_first_reply));
            tracep->chgCData(oldp+3148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state),2);
            tracep->chgBit(oldp+3149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_done));
            tracep->chgBit(oldp+3150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_update));
            tracep->chgCData(oldp+3151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_target),8);
            tracep->chgCData(oldp+3152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt),8);
            tracep->chgCData(oldp+3153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_next),8);
            tracep->chgCData(oldp+3154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a),2);
            tracep->chgBit(oldp+3155,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a))))));
            tracep->chgCData(oldp+3156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements),4);
            tracep->chgCData(oldp+3157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_in),3);
            tracep->chgCData(oldp+3158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_out),3);
            tracep->chgQData(oldp+3159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[0]),33);
            tracep->chgQData(oldp+3161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[1]),33);
            tracep->chgQData(oldp+3163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[2]),33);
            tracep->chgQData(oldp+3165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[3]),33);
            tracep->chgQData(oldp+3167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[4]),33);
            tracep->chgQData(oldp+3169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[5]),33);
            tracep->chgBit(oldp+3171,((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
            tracep->chgIData(oldp+3172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__loop1),32);
            tracep->chgCData(oldp+3173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state),4);
            tracep->chgCData(oldp+3174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state),4);
            tracep->chgSData(oldp+3175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_hi),16);
            tracep->chgSData(oldp+3176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi),16);
            tracep->chgBit(oldp+3177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_hi));
            tracep->chgIData(oldp+3178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg),32);
            tracep->chgIData(oldp+3179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg),32);
            tracep->chgBit(oldp+3180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken));
            tracep->chgBit(oldp+3181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_clken));
            tracep->chgBit(oldp+3182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken));
            tracep->chgBit(oldp+3183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last));
            tracep->chgBit(oldp+3184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last));
            tracep->chgBit(oldp+3185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done));
            tracep->chgBit(oldp+3186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_is_ful));
            tracep->chgBit(oldp+3187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst));
            tracep->chgCData(oldp+3188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bitsword),5);
            tracep->chgCData(oldp+3189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf),2);
            tracep->chgCData(oldp+3190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits),5);
            tracep->chgCData(oldp+3191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_transf),2);
            tracep->chgCData(oldp+3192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf),2);
            tracep->chgBit(oldp+3193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_transf));
            tracep->chgCData(oldp+3194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index),5);
            tracep->chgCData(oldp+3195,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                          ? 8U : ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                                   ? 0x10U
                                                   : 0U))),5);
            tracep->chgCData(oldp+3196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bit_offset),5);
            tracep->chgBit(oldp+3197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done));
            tracep->chgCData(oldp+3198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a),2);
            tracep->chgBit(oldp+3199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x5fU] | vlTOPp->__Vm_traceActivity
                         [0x7eU]))) {
            tracep->chgIData(oldp+3200,((((0U == (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U)))
                                           ? 0U : (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                                   ((IData)(1U) 
                                                    + 
                                                    (7U 
                                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                        << 5U))))) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                            (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                            >> (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U))))),32);
            tracep->chgBit(oldp+3201,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U)))))));
            tracep->chgBit(oldp+3202,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))));
            tracep->chgBit(oldp+3203,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xf8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 5U)))))));
            tracep->chgBit(oldp+3204,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                & ((0xfeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                         >> 7U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                  & ((0xfcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                           >> 6U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                 & ((0xf8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                          >> 5U))))))));
            tracep->chgBit(oldp+3205,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U)))))));
            tracep->chgBit(oldp+3206,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))));
            tracep->chgBit(oldp+3207,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xf8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 5U)))))));
            tracep->chgBit(oldp+3208,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                & ((0xfeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 7U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                  & ((0xfcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                           >> 6U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                 & ((0xf8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                          >> 5U))))))));
            tracep->chgBit(oldp+3209,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U)))))));
            tracep->chgBit(oldp+3210,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))));
            tracep->chgBit(oldp+3211,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xf8U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 5U)))))));
            tracep->chgBit(oldp+3212,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                & ((0xfeU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 7U))))) 
                                        | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                  & ((0xfcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                           >> 6U)))))) 
                                       | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                 & ((0xf8U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                          >> 5U))))))));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x5fU] | vlTOPp->__Vm_traceActivity
                         [0x7fU]))) {
            tracep->chgBit(oldp+3213,(((~ (IData)((0U 
                                                   != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))));
            tracep->chgCData(oldp+3214,((((~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))
                                          ? ((0xfeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                                   >> 7U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token))),8);
            tracep->chgCData(oldp+3215,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable)
                                          ? ((0xfeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                                   >> 7U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token))),8);
            tracep->chgCData(oldp+3216,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                  ? (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                             >> 0x1cU))
                                                  : 
                                                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                  >> 0x1cU)))),4);
            tracep->chgBit(oldp+3217,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 9U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 9U)))));
            tracep->chgBit(oldp+3218,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 8U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3219,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),8);
            tracep->chgCData(oldp+3220,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),2);
            tracep->chgSData(oldp+3221,((0xffffU & 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),16);
            tracep->chgBit(oldp+3222,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))));
            tracep->chgBit(oldp+3223,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 1U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 1U)))));
            tracep->chgCData(oldp+3224,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                ? (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                           >> 0x18U))
                                                : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                   >> 0x18U)))),2);
            tracep->chgCData(oldp+3225,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                              >> 8U))
                                                   : 
                                                  (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                   >> 8U)))),8);
            tracep->chgQData(oldp+3226,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                          ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out
                                          : (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay)) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))))),33);
            tracep->chgBit(oldp+3228,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a))))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x60U])) {
            tracep->chgBit(oldp+3229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo0_o));
            tracep->chgBit(oldp+3230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo1_o));
            tracep->chgBit(oldp+3231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo2_o));
            tracep->chgBit(oldp+3232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo3_o));
            tracep->chgCData(oldp+3233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_spi_mode),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x61U])) {
            tracep->chgBit(oldp+3234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__efpga_fmo));
            tracep->chgCData(oldp+3235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
            tracep->chgCData(oldp+3236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
            tracep->chgCData(oldp+3237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
            tracep->chgBit(oldp+3239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
            tracep->chgBit(oldp+3240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
            tracep->chgCData(oldp+3241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
            tracep->chgCData(oldp+3242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
            tracep->chgCData(oldp+3243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
            tracep->chgBit(oldp+3245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
            tracep->chgBit(oldp+3246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
            tracep->chgCData(oldp+3247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
            tracep->chgCData(oldp+3248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x61U] | vlTOPp->__Vm_traceActivity
                         [0x81U]))) {
            tracep->chgBit(oldp+3249,(((7U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3250,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3251,(((3U & ((IData)(1U) 
                                              + (7U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3252,(((3U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3253,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgBit(oldp+3254,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
            tracep->chgBit(oldp+3255,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                        ? (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - 
                                                    ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                        : (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgCData(oldp+3256,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+3257,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x62U])) {
            tracep->chgBit(oldp+3258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
            tracep->chgWData(oldp+3259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
            tracep->chgCData(oldp+3267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x63U])) {
            tracep->chgBit(oldp+3268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__efpga_fmo));
            tracep->chgCData(oldp+3269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
            tracep->chgCData(oldp+3270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
            tracep->chgCData(oldp+3271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
            tracep->chgBit(oldp+3273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
            tracep->chgBit(oldp+3274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
            tracep->chgCData(oldp+3275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
            tracep->chgCData(oldp+3276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
            tracep->chgCData(oldp+3277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
            tracep->chgBit(oldp+3279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
            tracep->chgBit(oldp+3280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
            tracep->chgCData(oldp+3281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
            tracep->chgCData(oldp+3282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x63U] | vlTOPp->__Vm_traceActivity
                         [0x83U]))) {
            tracep->chgBit(oldp+3283,(((7U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3284,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3285,(((3U & ((IData)(1U) 
                                              + (7U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3286,(((3U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3287,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgBit(oldp+3288,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
            tracep->chgBit(oldp+3289,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                        ? (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - 
                                                    ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                        : (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgCData(oldp+3290,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+3291,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x64U])) {
            tracep->chgBit(oldp+3292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
            tracep->chgWData(oldp+3293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
            tracep->chgCData(oldp+3301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x65U])) {
            tracep->chgBit(oldp+3302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__efpga_fmo));
            tracep->chgCData(oldp+3303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
            tracep->chgCData(oldp+3304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
            tracep->chgCData(oldp+3305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
            tracep->chgBit(oldp+3307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
            tracep->chgBit(oldp+3308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
            tracep->chgCData(oldp+3309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
            tracep->chgCData(oldp+3310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
            tracep->chgCData(oldp+3311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
            tracep->chgBit(oldp+3313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
            tracep->chgBit(oldp+3314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
            tracep->chgCData(oldp+3315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
            tracep->chgCData(oldp+3316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x65U] | vlTOPp->__Vm_traceActivity
                         [0x85U]))) {
            tracep->chgBit(oldp+3317,(((7U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3318,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3319,(((3U & ((IData)(1U) 
                                              + (7U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3320,(((3U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3321,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgBit(oldp+3322,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
            tracep->chgBit(oldp+3323,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                        ? (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - 
                                                    ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                        : (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgCData(oldp+3324,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+3325,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x66U])) {
            tracep->chgBit(oldp+3326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
            tracep->chgWData(oldp+3327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
            tracep->chgCData(oldp+3335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x67U])) {
            tracep->chgBit(oldp+3336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__efpga_fmo));
            tracep->chgCData(oldp+3337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
            tracep->chgCData(oldp+3338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
            tracep->chgCData(oldp+3339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
            tracep->chgBit(oldp+3341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
            tracep->chgBit(oldp+3342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
            tracep->chgCData(oldp+3343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
            tracep->chgCData(oldp+3344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
            tracep->chgCData(oldp+3345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgBit(oldp+3346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
            tracep->chgBit(oldp+3347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
            tracep->chgBit(oldp+3348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
            tracep->chgCData(oldp+3349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
            tracep->chgCData(oldp+3350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x67U] | vlTOPp->__Vm_traceActivity
                         [0x87U]))) {
            tracep->chgBit(oldp+3351,(((7U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3352,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3353,(((3U & ((IData)(1U) 
                                              + (7U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3354,(((3U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
            tracep->chgBit(oldp+3355,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgBit(oldp+3356,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
            tracep->chgBit(oldp+3357,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                        ? (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - 
                                                    ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                        : (2U > (7U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
            tracep->chgCData(oldp+3358,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+3359,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                               - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x68U])) {
            tracep->chgBit(oldp+3360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
            tracep->chgWData(oldp+3361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
            tracep->chgCData(oldp+3369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x69U])) {
            tracep->chgBit(oldp+3370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+3371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+3372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+3373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x69U] | vlTOPp->__Vm_traceActivity
                         [0x89U]))) {
            tracep->chgBit(oldp+3374,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3375,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
            tracep->chgBit(oldp+3376,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3377,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
            tracep->chgBit(oldp+3378,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3379,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
            tracep->chgBit(oldp+3380,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3381,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x6aU])) {
            tracep->chgBit(oldp+3382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+3383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+3384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
            tracep->chgBit(oldp+3385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        }
        if (VL_UNLIKELY((vlTOPp->__Vm_traceActivity
                         [0x6aU] | vlTOPp->__Vm_traceActivity
                         [0x8aU]))) {
            tracep->chgBit(oldp+3386,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3387,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
            tracep->chgBit(oldp+3388,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3389,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
            tracep->chgBit(oldp+3390,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3391,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
            tracep->chgBit(oldp+3392,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                              >> 1U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
            tracep->chgBit(oldp+3393,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U)) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x6bU])) {
            tracep->chgWData(oldp+3394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga),80);
            tracep->chgCData(oldp+3397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga),4);
            tracep->chgWData(oldp+3398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga),128);
            tracep->chgSData(oldp+3402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga),16);
            tracep->chgBit(oldp+3403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn));
            tracep->chgBit(oldp+3404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn));
            tracep->chgBit(oldp+3405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn));
            tracep->chgBit(oldp+3406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn));
            tracep->chgQData(oldp+3407,((((QData)((IData)(
                                                          (1U 
                                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga)))) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             (0xfffffU 
                                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U]))) 
                                             << 0x24U) 
                                            | (((QData)((IData)(
                                                                (0xfU 
                                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[0U])))))),57);
            tracep->chgQData(oldp+3409,((((QData)((IData)(
                                                          (1U 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                                              >> 1U)))) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             (0xfffffU 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                                  << 0xcU) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U] 
                                                                    >> 0x14U))))) 
                                             << 0x24U) 
                                            | (((QData)((IData)(
                                                                (0xfU 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                                    >> 4U)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[1U])))))),57);
            tracep->chgQData(oldp+3411,((((QData)((IData)(
                                                          (1U 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                                              >> 2U)))) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             (0xfffffU 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                                                  << 0x18U) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                                    >> 8U))))) 
                                             << 0x24U) 
                                            | (((QData)((IData)(
                                                                (0xfU 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                                    >> 8U)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[2U])))))),57);
            tracep->chgQData(oldp+3413,((((QData)((IData)(
                                                          (1U 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                                              >> 3U)))) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             (0xfffffU 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                                                  << 4U) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                                    >> 0x1cU))))) 
                                             << 0x24U) 
                                            | (((QData)((IData)(
                                                                (0xfU 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                                    >> 0xcU)))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[3U])))))),57);
            tracep->chgIData(oldp+3415,((0xfffffU & 
                                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                           << 4U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                           >> 0x1cU)))),32);
            tracep->chgBit(oldp+3416,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                             >> 3U))));
            tracep->chgIData(oldp+3417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[3U]),32);
            tracep->chgCData(oldp+3418,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                 >> 0xcU))),4);
            tracep->chgIData(oldp+3419,((0xfffffU & 
                                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                           << 0x18U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                             >> 8U)))),32);
            tracep->chgBit(oldp+3420,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                             >> 2U))));
            tracep->chgIData(oldp+3421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[2U]),32);
            tracep->chgCData(oldp+3422,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                 >> 8U))),4);
            tracep->chgIData(oldp+3423,((0xfffffU & 
                                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                           << 0xcU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U] 
                                             >> 0x14U)))),32);
            tracep->chgBit(oldp+3424,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                             >> 1U))));
            tracep->chgIData(oldp+3425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[1U]),32);
            tracep->chgCData(oldp+3426,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                 >> 4U))),4);
            tracep->chgIData(oldp+3427,((0xfffffU & 
                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U])),32);
            tracep->chgBit(oldp+3428,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga))));
            tracep->chgIData(oldp+3429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[0U]),32);
            tracep->chgCData(oldp+3430,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga))),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x6cU])) {
            tracep->chgIData(oldp+3431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgIData(oldp+3451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgSData(oldp+3471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x6dU])) {
            tracep->chgIData(oldp+3599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgIData(oldp+3619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgSData(oldp+3639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x6eU])) {
            tracep->chgIData(oldp+3767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgIData(oldp+3787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgSData(oldp+3807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+3925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+3926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+3927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+3928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+3929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+3930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+3931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+3932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+3933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+3934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x6fU])) {
            tracep->chgIData(oldp+3935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgIData(oldp+3955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
            tracep->chgIData(oldp+3956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
            tracep->chgIData(oldp+3957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
            tracep->chgIData(oldp+3958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
            tracep->chgIData(oldp+3959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
            tracep->chgIData(oldp+3960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
            tracep->chgIData(oldp+3961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
            tracep->chgIData(oldp+3962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
            tracep->chgIData(oldp+3963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
            tracep->chgIData(oldp+3964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
            tracep->chgIData(oldp+3965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
            tracep->chgIData(oldp+3966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
            tracep->chgIData(oldp+3967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
            tracep->chgIData(oldp+3968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
            tracep->chgIData(oldp+3969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
            tracep->chgIData(oldp+3970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
            tracep->chgIData(oldp+3971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
            tracep->chgIData(oldp+3972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
            tracep->chgIData(oldp+3973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
            tracep->chgIData(oldp+3974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
            tracep->chgSData(oldp+3975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+3988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+3989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+3990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+3991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+3992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+3993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+3994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+3995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+3996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+3997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+3998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+3999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+4000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+4001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+4002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+4003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+4004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+4005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+4006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+4007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+4008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+4009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+4010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+4011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
            tracep->chgSData(oldp+4012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
            tracep->chgSData(oldp+4013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
            tracep->chgSData(oldp+4014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
            tracep->chgSData(oldp+4015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
            tracep->chgSData(oldp+4016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
            tracep->chgSData(oldp+4017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
            tracep->chgSData(oldp+4018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
            tracep->chgSData(oldp+4019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
            tracep->chgSData(oldp+4020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
            tracep->chgSData(oldp+4021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
            tracep->chgSData(oldp+4022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
            tracep->chgSData(oldp+4023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
            tracep->chgSData(oldp+4093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
            tracep->chgSData(oldp+4094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
            tracep->chgSData(oldp+4095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
            tracep->chgSData(oldp+4096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
            tracep->chgSData(oldp+4097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
            tracep->chgSData(oldp+4098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
            tracep->chgSData(oldp+4099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
            tracep->chgSData(oldp+4100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
            tracep->chgSData(oldp+4101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
            tracep->chgSData(oldp+4102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x70U])) {
            tracep->chgBit(oldp+4103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_ctrl_update_cnt));
            tracep->chgBit(oldp+4104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_ctrl_update_all));
            tracep->chgBit(oldp+4105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_ctrl_rst));
            tracep->chgSData(oldp+4106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_counter),16);
            tracep->chgSData(oldp+4107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_start),16);
            tracep->chgSData(oldp+4108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_end),16);
            tracep->chgBit(oldp+4109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_direction));
            tracep->chgBit(oldp+4110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_sawtooth));
            tracep->chgBit(oldp+4111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_do_update));
            tracep->chgBit(oldp+4112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_pending_update));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x71U])) {
            tracep->chgBit(oldp+4113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_ctrl_update_cnt));
            tracep->chgBit(oldp+4114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_ctrl_update_all));
            tracep->chgBit(oldp+4115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_ctrl_rst));
            tracep->chgSData(oldp+4116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_counter),16);
            tracep->chgSData(oldp+4117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_start),16);
            tracep->chgSData(oldp+4118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_end),16);
            tracep->chgBit(oldp+4119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_direction));
            tracep->chgBit(oldp+4120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_sawtooth));
            tracep->chgBit(oldp+4121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_do_update));
            tracep->chgBit(oldp+4122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_pending_update));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x72U])) {
            tracep->chgBit(oldp+4123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_ctrl_update_cnt));
            tracep->chgBit(oldp+4124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_ctrl_update_all));
            tracep->chgBit(oldp+4125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_ctrl_rst));
            tracep->chgSData(oldp+4126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_counter),16);
            tracep->chgSData(oldp+4127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_start),16);
            tracep->chgSData(oldp+4128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_end),16);
            tracep->chgBit(oldp+4129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_direction));
            tracep->chgBit(oldp+4130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_sawtooth));
            tracep->chgBit(oldp+4131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_do_update));
            tracep->chgBit(oldp+4132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_pending_update));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x73U])) {
            tracep->chgBit(oldp+4133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_ctrl_update_cnt));
            tracep->chgBit(oldp+4134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_ctrl_update_all));
            tracep->chgBit(oldp+4135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_ctrl_rst));
            tracep->chgSData(oldp+4136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_counter),16);
            tracep->chgSData(oldp+4137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_start),16);
            tracep->chgSData(oldp+4138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_end),16);
            tracep->chgBit(oldp+4139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_direction));
            tracep->chgBit(oldp+4140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_sawtooth));
            tracep->chgBit(oldp+4141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_do_update));
            tracep->chgBit(oldp+4142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_pending_update));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x74U])) {
            tracep->chgCData(oldp+4143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async),8);
            tracep->chgBit(oldp+4144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start));
            tracep->chgBit(oldp+4145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop));
            tracep->chgBit(oldp+4146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack));
            tracep->chgBit(oldp+4147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack));
            tracep->chgBit(oldp+4148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait));
            tracep->chgBit(oldp+4149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev));
            tracep->chgBit(oldp+4150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev));
            tracep->chgSData(oldp+4151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_div_num),16);
            tracep->chgCData(oldp+4152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rpt_num),7);
            tracep->chgCData(oldp+4153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data),8);
            tracep->chgBit(oldp+4154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_txd));
            tracep->chgBit(oldp+4155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack));
            tracep->chgCData(oldp+4156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd),3);
            tracep->chgBit(oldp+4157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid));
            tracep->chgCData(oldp+4158,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async))),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x75U])) {
            tracep->chgCData(oldp+4159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async),8);
            tracep->chgBit(oldp+4160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start));
            tracep->chgBit(oldp+4161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop));
            tracep->chgBit(oldp+4162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack));
            tracep->chgBit(oldp+4163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack));
            tracep->chgBit(oldp+4164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait));
            tracep->chgBit(oldp+4165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev));
            tracep->chgBit(oldp+4166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev));
            tracep->chgSData(oldp+4167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_div_num),16);
            tracep->chgCData(oldp+4168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rpt_num),7);
            tracep->chgCData(oldp+4169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data),8);
            tracep->chgBit(oldp+4170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_txd));
            tracep->chgBit(oldp+4171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack));
            tracep->chgCData(oldp+4172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd),3);
            tracep->chgBit(oldp+4173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid));
            tracep->chgCData(oldp+4174,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async))),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x76U])) {
            tracep->chgSData(oldp+4175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en),9);
            tracep->chgBit(oldp+4176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
            tracep->chgIData(oldp+4249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
            tracep->chgIData(oldp+4250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
            tracep->chgCData(oldp+4251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
            tracep->chgBit(oldp+4252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
            tracep->chgBit(oldp+4253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
            tracep->chgBit(oldp+4254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
            tracep->chgBit(oldp+4255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
            tracep->chgBit(oldp+4256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
            tracep->chgBit(oldp+4257,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en))));
            tracep->chgBit(oldp+4258,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 1U))));
            tracep->chgBit(oldp+4259,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 4U))));
            tracep->chgBit(oldp+4260,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 2U))));
            tracep->chgBit(oldp+4261,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 5U))));
            tracep->chgBit(oldp+4262,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 3U))));
            tracep->chgBit(oldp+4263,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 6U))));
            tracep->chgBit(oldp+4264,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 7U))));
            tracep->chgBit(oldp+4265,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                             >> 8U))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x77U])) {
            tracep->chgBit(oldp+4266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk_edge));
            tracep->chgBit(oldp+4267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk_edge_del));
            tracep->chgBit(oldp+4268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_lo));
            tracep->chgBit(oldp+4269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_hi));
            tracep->chgBit(oldp+4270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_prescaler_lo));
            tracep->chgBit(oldp+4271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_prescaler_hi));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x78U])) {
            tracep->chgIData(oldp+4272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_rdata_int),32);
            tracep->chgIData(oldp+4273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_wdata_int),32);
            tracep->chgIData(oldp+4274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch0_n),32);
            tracep->chgIData(oldp+4275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch1_n),32);
            tracep->chgIData(oldp+4276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mscratch_n),32);
            tracep->chgCData(oldp+4277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_mode_n),2);
            tracep->chgIData(oldp+4278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mie_n),32);
            tracep->chgWData(oldp+4279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmevent_n),1024);
            tracep->chgIData(oldp+4311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcountinhibit_n),32);
            tracep->chgWData(oldp+4312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment),2048);
            tracep->chgIData(oldp+4376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x79U])) {
            tracep->chgBit(oldp+4377,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgIData(oldp+4378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__buffer
                                        [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__pointer_out]),32);
            tracep->chgCData(oldp+4379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_op),6);
            tracep->chgIData(oldp+4380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_arg),32);
            tracep->chgBit(oldp+4381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__r_input_reg));
            tracep->chgBit(oldp+4382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__pointer_out));
            tracep->chgIData(oldp+4383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__buffer[0]),32);
            tracep->chgIData(oldp+4384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__buffer[1]),32);
            tracep->chgCData(oldp+4385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token),4);
            tracep->chgBit(oldp+4386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable));
            tracep->chgCData(oldp+4387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
            tracep->chgWData(oldp+4388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),128);
            tracep->chgCData(oldp+4392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
            tracep->chgCData(oldp+4393,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                          ? ((0xeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token) 
                                                   >> 3U)))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token))),4);
            tracep->chgCData(oldp+4394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
            tracep->chgCData(oldp+4395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
            tracep->chgCData(oldp+4396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x7aU])) {
            tracep->chgBit(oldp+4397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready));
            tracep->chgBit(oldp+4398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_out_data_valid));
            tracep->chgBit(oldp+4399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_start));
            tracep->chgBit(oldp+4400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_clk_en));
            tracep->chgBit(oldp+4401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_en));
            tracep->chgCData(oldp+4402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_len),8);
            tracep->chgBit(oldp+4403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_crc));
            tracep->chgBit(oldp+4404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_bsy));
            tracep->chgBit(oldp+4405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_sdcmd_oen));
            tracep->chgCData(oldp+4406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sddata),4);
            tracep->chgBit(oldp+4407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done));
            tracep->chgBit(oldp+4408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_byte_evnt));
            tracep->chgCData(oldp+4409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_dataout),4);
            tracep->chgBit(oldp+4410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_lastbitofword));
            tracep->chgSData(oldp+4411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sdio_timeout),11);
            tracep->chgBit(oldp+4412,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready)))));
            tracep->chgBit(oldp+4413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x7bU])) {
            tracep->chgBit(oldp+4414,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+4415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+4416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_sdcmd));
            tracep->chgCData(oldp+4417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__i_cmd_crc__DOT__s_crc),7);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x7cU])) {
            tracep->chgBit(oldp+4418,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+4419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token),8);
            tracep->chgCData(oldp+4420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer),8);
            tracep->chgCData(oldp+4421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
            tracep->chgCData(oldp+4422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token),8);
            tracep->chgCData(oldp+4423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer),8);
            tracep->chgCData(oldp+4424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
            tracep->chgCData(oldp+4425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer),8);
            tracep->chgCData(oldp+4426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+4427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty),8);
            tracep->chgBit(oldp+4428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg));
            tracep->chgBit(oldp+4429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg));
            tracep->chgBit(oldp+4430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg));
            tracep->chgBit(oldp+4431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x7dU])) {
            tracep->chgBit(oldp+4432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_start));
            tracep->chgSData(oldp+4433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_size),16);
            tracep->chgBit(oldp+4434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_qpi));
            tracep->chgIData(oldp+4435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data),32);
            tracep->chgBit(oldp+4436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_valid));
            tracep->chgBit(oldp+4437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_ready));
            tracep->chgBit(oldp+4438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start));
            tracep->chgSData(oldp+4439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size),16);
            tracep->chgBit(oldp+4440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi));
            tracep->chgBit(oldp+4441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_done));
            tracep->chgBit(oldp+4442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data_valid));
            tracep->chgBit(oldp+4443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_rx_data_valid));
            tracep->chgBit(oldp+4444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready));
            tracep->chgIData(oldp+4445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async),32);
            tracep->chgBit(oldp+4446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_eot));
            tracep->chgCData(oldp+4447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_bitsword),5);
            tracep->chgCData(oldp+4448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_wordtransf),2);
            tracep->chgBit(oldp+4449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_lsbfirst));
            tracep->chgCData(oldp+4450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword),5);
            tracep->chgCData(oldp+4451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_wordtransf),2);
            tracep->chgBit(oldp+4452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_lsbfirst));
            tracep->chgBit(oldp+4453,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready)))));
            tracep->chgBit(oldp+4454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable));
            tracep->chgBit(oldp+4455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg));
            tracep->chgBit(oldp+4456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi));
            tracep->chgBit(oldp+4457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs));
            tracep->chgBit(oldp+4458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt));
            tracep->chgBit(oldp+4459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk));
            tracep->chgBit(oldp+4460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg));
            tracep->chgBit(oldp+4461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot));
            tracep->chgBit(oldp+4462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc));
            tracep->chgBit(oldp+4463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum));
            tracep->chgBit(oldp+4464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai));
            tracep->chgBit(oldp+4465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd));
            tracep->chgBit(oldp+4466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd));
            tracep->chgBit(oldp+4467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc));
            tracep->chgBit(oldp+4468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt));
            tracep->chgBit(oldp+4469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe));
            tracep->chgBit(oldp+4470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot));
            tracep->chgBit(oldp+4471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful));
            tracep->chgBit(oldp+4472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_uca));
            tracep->chgBit(oldp+4473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ucs));
            tracep->chgBit(oldp+4474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb));
            tracep->chgBit(oldp+4475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi));
            tracep->chgSData(oldp+4476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long),16);
            tracep->chgCData(oldp+4477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ),2);
            tracep->chgCData(oldp+4478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc),8);
            tracep->chgBit(oldp+4479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi));
            tracep->chgBit(oldp+4480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy));
            tracep->chgBit(oldp+4481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay));
            tracep->chgBit(oldp+4482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful));
            tracep->chgBit(oldp+4483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_done));
            tracep->chgBit(oldp+4484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf));
            tracep->chgBit(oldp+4485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply));
            tracep->chgCData(oldp+4486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf),2);
            tracep->chgCData(oldp+4487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf),2);
            tracep->chgCData(oldp+4488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize),5);
            tracep->chgCData(oldp+4489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next),2);
            tracep->chgBit(oldp+4490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start));
            tracep->chgCData(oldp+4491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target),8);
            tracep->chgCData(oldp+4492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next),4);
            tracep->chgCData(oldp+4493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next),4);
            tracep->chgSData(oldp+4494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_hi),16);
            tracep->chgBit(oldp+4495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_hi));
            tracep->chgIData(oldp+4496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg),32);
            tracep->chgBit(oldp+4497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last));
            tracep->chgBit(oldp+4498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last));
            tracep->chgBit(oldp+4499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in));
            tracep->chgBit(oldp+4500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in));
            tracep->chgBit(oldp+4501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving));
            tracep->chgBit(oldp+4502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo0));
            tracep->chgBit(oldp+4503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo1));
            tracep->chgBit(oldp+4504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo2));
            tracep->chgBit(oldp+4505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo3));
            tracep->chgCData(oldp+4506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode),2);
            tracep->chgCData(oldp+4507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode),2);
            tracep->chgCData(oldp+4508,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving)
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode)
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode))),2);
            tracep->chgBit(oldp+4509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_idle));
            tracep->chgBit(oldp+4510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle));
            tracep->chgBit(oldp+4511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful));
            tracep->chgBit(oldp+4512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken));
            tracep->chgCData(oldp+4513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits),5);
            tracep->chgCData(oldp+4514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits),5);
            tracep->chgBit(oldp+4515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits));
            tracep->chgBit(oldp+4516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits));
            tracep->chgCData(oldp+4517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_transf),2);
            tracep->chgBit(oldp+4518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_transf));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x7eU])) {
            tracep->chgBit(oldp+4519,((1U & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))))));
            tracep->chgCData(oldp+4520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token),8);
            tracep->chgCData(oldp+4521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer),8);
            tracep->chgCData(oldp+4522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
            tracep->chgCData(oldp+4523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token),8);
            tracep->chgCData(oldp+4524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer),8);
            tracep->chgCData(oldp+4525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
            tracep->chgCData(oldp+4526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer),8);
            tracep->chgCData(oldp+4527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
            tracep->chgCData(oldp+4528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty),8);
            tracep->chgBit(oldp+4529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg));
            tracep->chgBit(oldp+4530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg));
            tracep->chgBit(oldp+4531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg));
            tracep->chgBit(oldp+4532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x7fU])) {
            tracep->chgBit(oldp+4533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start));
            tracep->chgSData(oldp+4534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size),16);
            tracep->chgBit(oldp+4535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi));
            tracep->chgIData(oldp+4536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data),32);
            tracep->chgBit(oldp+4537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid));
            tracep->chgBit(oldp+4538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready));
            tracep->chgBit(oldp+4539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start));
            tracep->chgSData(oldp+4540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size),16);
            tracep->chgBit(oldp+4541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi));
            tracep->chgBit(oldp+4542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done));
            tracep->chgBit(oldp+4543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_valid));
            tracep->chgBit(oldp+4544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data_valid));
            tracep->chgBit(oldp+4545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready));
            tracep->chgIData(oldp+4546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async),32);
            tracep->chgBit(oldp+4547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot));
            tracep->chgCData(oldp+4548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword),5);
            tracep->chgCData(oldp+4549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_wordtransf),2);
            tracep->chgBit(oldp+4550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst));
            tracep->chgCData(oldp+4551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword),5);
            tracep->chgCData(oldp+4552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf),2);
            tracep->chgBit(oldp+4553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst));
            tracep->chgBit(oldp+4554,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready)))));
            tracep->chgBit(oldp+4555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable));
            tracep->chgBit(oldp+4556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg));
            tracep->chgBit(oldp+4557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi));
            tracep->chgBit(oldp+4558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs));
            tracep->chgBit(oldp+4559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt));
            tracep->chgBit(oldp+4560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk));
            tracep->chgBit(oldp+4561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg));
            tracep->chgBit(oldp+4562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot));
            tracep->chgBit(oldp+4563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc));
            tracep->chgBit(oldp+4564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum));
            tracep->chgBit(oldp+4565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai));
            tracep->chgBit(oldp+4566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd));
            tracep->chgBit(oldp+4567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd));
            tracep->chgBit(oldp+4568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc));
            tracep->chgBit(oldp+4569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt));
            tracep->chgBit(oldp+4570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe));
            tracep->chgBit(oldp+4571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot));
            tracep->chgBit(oldp+4572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful));
            tracep->chgBit(oldp+4573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_uca));
            tracep->chgBit(oldp+4574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ucs));
            tracep->chgBit(oldp+4575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb));
            tracep->chgBit(oldp+4576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi));
            tracep->chgSData(oldp+4577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long),16);
            tracep->chgCData(oldp+4578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ),2);
            tracep->chgCData(oldp+4579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc),8);
            tracep->chgBit(oldp+4580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi));
            tracep->chgBit(oldp+4581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy));
            tracep->chgBit(oldp+4582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay));
            tracep->chgBit(oldp+4583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful));
            tracep->chgBit(oldp+4584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_done));
            tracep->chgBit(oldp+4585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf));
            tracep->chgBit(oldp+4586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply));
            tracep->chgCData(oldp+4587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf),2);
            tracep->chgCData(oldp+4588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf),2);
            tracep->chgCData(oldp+4589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize),5);
            tracep->chgCData(oldp+4590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next),2);
            tracep->chgBit(oldp+4591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start));
            tracep->chgCData(oldp+4592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target),8);
            tracep->chgCData(oldp+4593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next),4);
            tracep->chgCData(oldp+4594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next),4);
            tracep->chgSData(oldp+4595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_hi),16);
            tracep->chgBit(oldp+4596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_hi));
            tracep->chgIData(oldp+4597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg),32);
            tracep->chgBit(oldp+4598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last));
            tracep->chgBit(oldp+4599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last));
            tracep->chgBit(oldp+4600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in));
            tracep->chgBit(oldp+4601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in));
            tracep->chgBit(oldp+4602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving));
            tracep->chgBit(oldp+4603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo0));
            tracep->chgBit(oldp+4604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo1));
            tracep->chgBit(oldp+4605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo2));
            tracep->chgBit(oldp+4606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo3));
            tracep->chgCData(oldp+4607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode),2);
            tracep->chgCData(oldp+4608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode),2);
            tracep->chgCData(oldp+4609,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving)
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode)
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode))),2);
            tracep->chgBit(oldp+4610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_idle));
            tracep->chgBit(oldp+4611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle));
            tracep->chgBit(oldp+4612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful));
            tracep->chgBit(oldp+4613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken));
            tracep->chgCData(oldp+4614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits),5);
            tracep->chgCData(oldp+4615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits),5);
            tracep->chgBit(oldp+4616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits));
            tracep->chgBit(oldp+4617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits));
            tracep->chgCData(oldp+4618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_transf),2);
            tracep->chgBit(oldp+4619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_transf));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x80U])) {
            tracep->chgBit(oldp+4620,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))));
            tracep->chgBit(oldp+4621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty));
            tracep->chgCData(oldp+4622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4624,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+4625,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4626,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgCData(oldp+4627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4629,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4630,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgBit(oldp+4631,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))));
            tracep->chgBit(oldp+4632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty));
            tracep->chgCData(oldp+4633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4635,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+4636,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4637,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgCData(oldp+4638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4640,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4641,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgBit(oldp+4642,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))));
            tracep->chgBit(oldp+4643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty));
            tracep->chgCData(oldp+4644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4646,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+4647,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4648,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgCData(oldp+4649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4651,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4652,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgBit(oldp+4653,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))));
            tracep->chgBit(oldp+4654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty));
            tracep->chgCData(oldp+4655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4657,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgCData(oldp+4658,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4659,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgCData(oldp+4660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
            tracep->chgCData(oldp+4661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4662,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4663,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x81U])) {
            tracep->chgBit(oldp+4664,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full)))));
            tracep->chgBit(oldp+4665,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
            tracep->chgBit(oldp+4666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full));
            tracep->chgBit(oldp+4667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty));
            tracep->chgCData(oldp+4668,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgBit(oldp+4669,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4670,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4671,((((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4672,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4673,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
            tracep->chgBit(oldp+4674,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
            tracep->chgCData(oldp+4675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
            tracep->chgCData(oldp+4677,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
            tracep->chgCData(oldp+4679,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgCData(oldp+4680,((7U & ((IData)(4U) 
                                               - ((
                                                   (7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
            tracep->chgCData(oldp+4681,((7U & ((IData)(4U) 
                                               - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
            tracep->chgCData(oldp+4682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
            tracep->chgBit(oldp+4683,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                             | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
            tracep->chgCData(oldp+4684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4685,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgBit(oldp+4686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
            tracep->chgBit(oldp+4687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
            tracep->chgCData(oldp+4688,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4689,((3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        }
        if (VL_UNLIKELY((((vlTOPp->__Vm_traceActivity
                           [0x81U] | vlTOPp->__Vm_traceActivity
                           [0x83U]) | vlTOPp->__Vm_traceActivity
                          [0x85U]) | vlTOPp->__Vm_traceActivity
                         [0x87U]))) {
            tracep->chgCData(oldp+4690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga),4);
            tracep->chgCData(oldp+4691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga),4);
            tracep->chgBit(oldp+4692,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga) 
                                             >> 3U))));
            tracep->chgBit(oldp+4693,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga) 
                                             >> 2U))));
            tracep->chgBit(oldp+4694,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga) 
                                             >> 1U))));
            tracep->chgBit(oldp+4695,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga))));
            tracep->chgBit(oldp+4696,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga) 
                                             >> 3U))));
            tracep->chgBit(oldp+4697,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga) 
                                             >> 2U))));
            tracep->chgBit(oldp+4698,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga) 
                                             >> 1U))));
            tracep->chgBit(oldp+4699,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x82U])) {
            tracep->chgQData(oldp+4700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data),57);
            tracep->chgWData(oldp+4702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+4705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+4706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+4709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+4710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgIData(oldp+4711,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add),32);
            tracep->chgBit(oldp+4712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+4713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+4714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgIData(oldp+4715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+4716,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+4717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+4718,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgBit(oldp+4719,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                                                     >> 0x38U)))));
            tracep->chgIData(oldp+4720,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data)),32);
            tracep->chgCData(oldp+4721,((0xfU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                                                         >> 0x20U)))),4);
            tracep->chgIData(oldp+4722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+4723,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 2U))));
            tracep->chgIData(oldp+4724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+4725,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 8U))),4);
            tracep->chgIData(oldp+4726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+4727,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 1U))));
            tracep->chgIData(oldp+4728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+4729,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 4U))),4);
            tracep->chgBit(oldp+4730,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        }
        if (VL_UNLIKELY((((vlTOPp->__Vm_traceActivity
                           [0x82U] | vlTOPp->__Vm_traceActivity
                           [0x84U]) | vlTOPp->__Vm_traceActivity
                          [0x86U]) | vlTOPp->__Vm_traceActivity
                         [0x88U]))) {
            tracep->chgWData(oldp+4731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga),128);
            tracep->chgIData(oldp+4735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U]),32);
            tracep->chgIData(oldp+4736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U]),32);
            tracep->chgIData(oldp+4737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U]),32);
            tracep->chgIData(oldp+4738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U]),32);
            tracep->chgBit(oldp+4739,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 4U))));
            tracep->chgBit(oldp+4740,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 5U))));
            tracep->chgBit(oldp+4741,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 6U))));
            tracep->chgBit(oldp+4742,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 7U))));
            tracep->chgBit(oldp+4743,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 8U))));
            tracep->chgBit(oldp+4744,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 9U))));
            tracep->chgBit(oldp+4745,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+4746,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+4747,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+4748,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+4749,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+4750,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+4751,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+4752,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+4753,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+4754,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+4755,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+4756,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+4757,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+4758,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+4759,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+4760,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+4761,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+4762,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+4763,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+4764,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+4765,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+4766,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+4767,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U])));
            tracep->chgBit(oldp+4768,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 1U))));
            tracep->chgBit(oldp+4769,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 2U))));
            tracep->chgBit(oldp+4770,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 3U))));
            tracep->chgBit(oldp+4771,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 4U))));
            tracep->chgBit(oldp+4772,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 5U))));
            tracep->chgBit(oldp+4773,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 6U))));
            tracep->chgBit(oldp+4774,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 7U))));
            tracep->chgBit(oldp+4775,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 8U))));
            tracep->chgBit(oldp+4776,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 9U))));
            tracep->chgBit(oldp+4777,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+4778,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+4779,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+4780,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+4781,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+4782,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+4783,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+4784,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+4785,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+4786,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+4787,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+4788,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+4789,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+4790,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+4791,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+4792,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+4793,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+4794,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+4795,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+4796,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+4797,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+4798,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+4799,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U])));
            tracep->chgBit(oldp+4800,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 1U))));
            tracep->chgBit(oldp+4801,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 2U))));
            tracep->chgBit(oldp+4802,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 3U))));
            tracep->chgBit(oldp+4803,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 4U))));
            tracep->chgBit(oldp+4804,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 5U))));
            tracep->chgBit(oldp+4805,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 6U))));
            tracep->chgBit(oldp+4806,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 7U))));
            tracep->chgBit(oldp+4807,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 8U))));
            tracep->chgBit(oldp+4808,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 9U))));
            tracep->chgBit(oldp+4809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+4810,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+4811,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+4812,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+4813,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+4814,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+4815,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+4816,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+4817,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+4818,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+4819,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+4820,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+4821,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+4822,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+4823,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+4824,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+4825,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+4826,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+4827,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+4828,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+4829,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+4830,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+4831,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U])));
            tracep->chgBit(oldp+4832,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 1U))));
            tracep->chgBit(oldp+4833,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 2U))));
            tracep->chgBit(oldp+4834,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 3U))));
            tracep->chgBit(oldp+4835,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 4U))));
            tracep->chgBit(oldp+4836,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 5U))));
            tracep->chgBit(oldp+4837,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 6U))));
            tracep->chgBit(oldp+4838,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 7U))));
            tracep->chgBit(oldp+4839,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 8U))));
            tracep->chgBit(oldp+4840,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 9U))));
            tracep->chgBit(oldp+4841,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+4842,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+4843,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+4844,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+4845,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+4846,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+4847,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+4848,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+4849,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+4850,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+4851,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+4852,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+4853,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+4854,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+4855,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+4856,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+4857,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+4858,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+4859,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+4860,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+4861,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+4862,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+4863,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U])));
            tracep->chgBit(oldp+4864,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 1U))));
            tracep->chgBit(oldp+4865,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 2U))));
            tracep->chgBit(oldp+4866,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                             >> 3U))));
            tracep->chgIData(oldp+4867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U]),32);
            tracep->chgIData(oldp+4868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U]),32);
            tracep->chgIData(oldp+4869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U]),32);
            tracep->chgIData(oldp+4870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U]),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x83U])) {
            tracep->chgBit(oldp+4871,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full)))));
            tracep->chgBit(oldp+4872,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
            tracep->chgBit(oldp+4873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full));
            tracep->chgBit(oldp+4874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty));
            tracep->chgCData(oldp+4875,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgBit(oldp+4876,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4877,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4878,((((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4879,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4880,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
            tracep->chgBit(oldp+4881,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
            tracep->chgCData(oldp+4882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
            tracep->chgCData(oldp+4884,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
            tracep->chgCData(oldp+4886,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgCData(oldp+4887,((7U & ((IData)(4U) 
                                               - ((
                                                   (7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
            tracep->chgCData(oldp+4888,((7U & ((IData)(4U) 
                                               - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
            tracep->chgCData(oldp+4889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
            tracep->chgBit(oldp+4890,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                             | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
            tracep->chgCData(oldp+4891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4892,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgBit(oldp+4893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
            tracep->chgBit(oldp+4894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
            tracep->chgCData(oldp+4895,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4896,((3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x84U])) {
            tracep->chgQData(oldp+4897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data),57);
            tracep->chgWData(oldp+4899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+4902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+4903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+4906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+4907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgIData(oldp+4908,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add),32);
            tracep->chgBit(oldp+4909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+4910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+4911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgIData(oldp+4912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+4913,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+4914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+4915,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgBit(oldp+4916,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                                                     >> 0x38U)))));
            tracep->chgIData(oldp+4917,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data)),32);
            tracep->chgCData(oldp+4918,((0xfU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                                                         >> 0x20U)))),4);
            tracep->chgIData(oldp+4919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+4920,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 2U))));
            tracep->chgIData(oldp+4921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+4922,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 8U))),4);
            tracep->chgIData(oldp+4923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+4924,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 1U))));
            tracep->chgIData(oldp+4925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+4926,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 4U))),4);
            tracep->chgBit(oldp+4927,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x85U])) {
            tracep->chgBit(oldp+4928,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full)))));
            tracep->chgBit(oldp+4929,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
            tracep->chgBit(oldp+4930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full));
            tracep->chgBit(oldp+4931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty));
            tracep->chgCData(oldp+4932,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgBit(oldp+4933,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4934,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4935,((((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4936,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4937,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
            tracep->chgBit(oldp+4938,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
            tracep->chgCData(oldp+4939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
            tracep->chgCData(oldp+4941,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
            tracep->chgCData(oldp+4943,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgCData(oldp+4944,((7U & ((IData)(4U) 
                                               - ((
                                                   (7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
            tracep->chgCData(oldp+4945,((7U & ((IData)(4U) 
                                               - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
            tracep->chgCData(oldp+4946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
            tracep->chgBit(oldp+4947,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                             | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
            tracep->chgCData(oldp+4948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+4949,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgBit(oldp+4950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
            tracep->chgBit(oldp+4951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
            tracep->chgCData(oldp+4952,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+4953,((3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x86U])) {
            tracep->chgQData(oldp+4954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data),57);
            tracep->chgWData(oldp+4956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+4959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+4960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+4963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+4964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgIData(oldp+4965,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add),32);
            tracep->chgBit(oldp+4966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+4967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+4968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgIData(oldp+4969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+4970,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+4971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+4972,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgBit(oldp+4973,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                                                     >> 0x38U)))));
            tracep->chgIData(oldp+4974,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data)),32);
            tracep->chgCData(oldp+4975,((0xfU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                                                         >> 0x20U)))),4);
            tracep->chgIData(oldp+4976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+4977,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 2U))));
            tracep->chgIData(oldp+4978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+4979,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 8U))),4);
            tracep->chgIData(oldp+4980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+4981,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 1U))));
            tracep->chgIData(oldp+4982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+4983,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 4U))),4);
            tracep->chgBit(oldp+4984,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x87U])) {
            tracep->chgBit(oldp+4985,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full)))));
            tracep->chgBit(oldp+4986,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
            tracep->chgBit(oldp+4987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full));
            tracep->chgBit(oldp+4988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty));
            tracep->chgCData(oldp+4989,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
            tracep->chgBit(oldp+4990,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4991,(((3U & ((IData)(1U) 
                                              + (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
            tracep->chgBit(oldp+4992,((((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4993,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
            tracep->chgBit(oldp+4994,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
            tracep->chgBit(oldp+4995,((2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
            tracep->chgCData(oldp+4996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
            tracep->chgCData(oldp+4997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
            tracep->chgCData(oldp+4998,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
            tracep->chgCData(oldp+4999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
            tracep->chgCData(oldp+5000,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
            tracep->chgCData(oldp+5001,((7U & ((IData)(4U) 
                                               - ((
                                                   (7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
            tracep->chgCData(oldp+5002,((7U & ((IData)(4U) 
                                               - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
            tracep->chgCData(oldp+5003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
            tracep->chgBit(oldp+5004,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                             | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
            tracep->chgCData(oldp+5005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
            tracep->chgCData(oldp+5006,((7U & ((3U 
                                                & (((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                                   >> 1U)) 
                                               ^ ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
            tracep->chgBit(oldp+5007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
            tracep->chgBit(oldp+5008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
            tracep->chgCData(oldp+5009,((7U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
            tracep->chgCData(oldp+5010,((3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x88U])) {
            tracep->chgQData(oldp+5011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data),57);
            tracep->chgWData(oldp+5013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
            tracep->chgCData(oldp+5016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
            tracep->chgWData(oldp+5017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
            tracep->chgSData(oldp+5020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
            tracep->chgCData(oldp+5021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
            tracep->chgIData(oldp+5022,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add),32);
            tracep->chgBit(oldp+5023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
            tracep->chgBit(oldp+5024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
            tracep->chgCData(oldp+5025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
            tracep->chgIData(oldp+5026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
            tracep->chgBit(oldp+5027,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
            tracep->chgIData(oldp+5028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
            tracep->chgCData(oldp+5029,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
            tracep->chgBit(oldp+5030,((1U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                                                     >> 0x38U)))));
            tracep->chgIData(oldp+5031,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data)),32);
            tracep->chgCData(oldp+5032,((0xfU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                                                         >> 0x20U)))),4);
            tracep->chgIData(oldp+5033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
            tracep->chgBit(oldp+5034,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 2U))));
            tracep->chgIData(oldp+5035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
            tracep->chgCData(oldp+5036,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 8U))),4);
            tracep->chgIData(oldp+5037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
            tracep->chgBit(oldp+5038,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                             >> 1U))));
            tracep->chgIData(oldp+5039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
            tracep->chgCData(oldp+5040,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                                 >> 4U))),4);
            tracep->chgBit(oldp+5041,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x89U])) {
            tracep->chgBit(oldp+5042,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+5044,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+5046,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+5048,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x8aU])) {
            tracep->chgBit(oldp+5050,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+5052,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+5054,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
            tracep->chgBit(oldp+5056,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                             >> 1U))));
            tracep->chgCData(oldp+5057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x8bU])) {
            tracep->chgBit(oldp+5058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_start_sync));
            tracep->chgBit(oldp+5059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en));
            tracep->chgBit(oldp+5060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_start));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x8cU])) {
            tracep->chgCData(oldp+5061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated),4);
            tracep->chgBit(oldp+5062,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated))));
            tracep->chgBit(oldp+5063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push));
            tracep->chgBit(oldp+5064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
            tracep->chgBit(oldp+5065,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated) 
                                             >> 1U))));
            tracep->chgBit(oldp+5066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push));
            tracep->chgBit(oldp+5067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
            tracep->chgBit(oldp+5068,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated) 
                                             >> 2U))));
            tracep->chgBit(oldp+5069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push));
            tracep->chgBit(oldp+5070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
            tracep->chgBit(oldp+5071,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated) 
                                             >> 3U))));
            tracep->chgBit(oldp+5072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push));
            tracep->chgBit(oldp+5073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x8dU])) {
            tracep->chgCData(oldp+5074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_events),4);
            tracep->chgBit(oldp+5075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_event));
            tracep->chgIData(oldp+5076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x8eU])) {
            tracep->chgCData(oldp+5077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_events),4);
            tracep->chgBit(oldp+5078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_event));
            tracep->chgIData(oldp+5079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x8fU])) {
            tracep->chgBit(oldp+5080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_sample_sb));
            tracep->chgBit(oldp+5081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_single_block));
            tracep->chgCData(oldp+5082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_state),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x90U])) {
            tracep->chgCData(oldp+5083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready),8);
            tracep->chgBit(oldp+5084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ext_ready));
            tracep->chgSData(oldp+5085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__gnt),9);
            tracep->chgBit(oldp+5086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__anyGnt));
            tracep->chgCData(oldp+5087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_dest),2);
            tracep->chgCData(oldp+5088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_size),2);
            tracep->chgSData(oldp+5089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[0]),9);
            tracep->chgSData(oldp+5090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[1]),9);
            tracep->chgSData(oldp+5091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[2]),9);
            tracep->chgSData(oldp+5092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[3]),9);
            tracep->chgSData(oldp+5093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[4]),9);
            tracep->chgSData(oldp+5094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[0]),9);
            tracep->chgSData(oldp+5095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[1]),9);
            tracep->chgSData(oldp+5096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[2]),9);
            tracep->chgSData(oldp+5097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[3]),9);
            tracep->chgBit(oldp+5098,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))));
            tracep->chgBit(oldp+5099,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 1U))));
            tracep->chgBit(oldp+5100,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 2U))));
            tracep->chgBit(oldp+5101,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 2U)))));
            tracep->chgBit(oldp+5102,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 3U))));
            tracep->chgBit(oldp+5103,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 3U)))));
            tracep->chgBit(oldp+5104,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 4U))));
            tracep->chgBit(oldp+5105,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 4U)))));
            tracep->chgBit(oldp+5106,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 5U))));
            tracep->chgBit(oldp+5107,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 5U)))));
            tracep->chgBit(oldp+5108,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 6U))));
            tracep->chgBit(oldp+5109,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 6U)))));
            tracep->chgBit(oldp+5110,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 7U))));
            tracep->chgBit(oldp+5111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_done));
            tracep->chgIData(oldp+5112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_loc_startaddr),19);
            tracep->chgIData(oldp+5113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_loc_pointer),19);
            tracep->chgIData(oldp+5114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_ptn_buffer_l),20);
            tracep->chgIData(oldp+5115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_ptn_buffer_w),20);
            tracep->chgBit(oldp+5116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_loc_startaddr));
            tracep->chgBit(oldp+5117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_loc_pointer));
            tracep->chgBit(oldp+5118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_ptn_buffer_w));
            tracep->chgBit(oldp+5119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_ptn_buffer_l));
            tracep->chgCData(oldp+5120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_state),2);
        }
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[0x91U])) {
            tracep->chgBit(oldp+5121,((0U != (((((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[0U] 
                                                  | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[1U]) 
                                                 | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[2U]) 
                                                | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[3U]) 
                                               | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[4U]) 
                                              | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[5U]))));
            tracep->chgWData(oldp+5122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err),169);
            tracep->chgWData(oldp+5128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events),169);
            tracep->chgBit(oldp+5134,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U])));
            tracep->chgBit(oldp+5135,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 1U))));
            tracep->chgBit(oldp+5136,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 2U))));
            tracep->chgBit(oldp+5137,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 3U))));
            tracep->chgBit(oldp+5138,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 4U))));
            tracep->chgBit(oldp+5139,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 5U))));
            tracep->chgBit(oldp+5140,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 6U))));
            tracep->chgBit(oldp+5141,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 7U))));
            tracep->chgBit(oldp+5142,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 8U))));
            tracep->chgBit(oldp+5143,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 9U))));
            tracep->chgBit(oldp+5144,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+5145,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+5146,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+5147,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+5148,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+5149,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+5150,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+5151,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+5152,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+5153,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+5154,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+5155,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+5156,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+5157,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+5158,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+5159,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+5160,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+5161,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+5162,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+5163,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+5164,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+5165,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+5166,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U])));
            tracep->chgBit(oldp+5167,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 1U))));
            tracep->chgBit(oldp+5168,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 2U))));
            tracep->chgBit(oldp+5169,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 3U))));
            tracep->chgBit(oldp+5170,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 4U))));
            tracep->chgBit(oldp+5171,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 5U))));
            tracep->chgBit(oldp+5172,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 6U))));
            tracep->chgBit(oldp+5173,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 7U))));
            tracep->chgBit(oldp+5174,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 8U))));
            tracep->chgBit(oldp+5175,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 9U))));
            tracep->chgBit(oldp+5176,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+5177,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+5178,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+5179,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+5180,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+5181,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+5182,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+5183,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+5184,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+5185,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+5186,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+5187,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+5188,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+5189,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+5190,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+5191,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+5192,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+5193,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+5194,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+5195,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+5196,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+5197,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+5198,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U])));
            tracep->chgBit(oldp+5199,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 1U))));
            tracep->chgBit(oldp+5200,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 2U))));
            tracep->chgBit(oldp+5201,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 3U))));
            tracep->chgBit(oldp+5202,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 4U))));
            tracep->chgBit(oldp+5203,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 5U))));
            tracep->chgBit(oldp+5204,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 6U))));
            tracep->chgBit(oldp+5205,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 7U))));
            tracep->chgBit(oldp+5206,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 8U))));
            tracep->chgBit(oldp+5207,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 9U))));
            tracep->chgBit(oldp+5208,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+5209,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+5210,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+5211,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+5212,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+5213,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+5214,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+5215,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+5216,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+5217,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+5218,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+5219,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+5220,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+5221,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+5222,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+5223,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+5224,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+5225,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+5226,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+5227,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+5228,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+5229,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+5230,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U])));
            tracep->chgBit(oldp+5231,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 1U))));
            tracep->chgBit(oldp+5232,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 2U))));
            tracep->chgBit(oldp+5233,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 3U))));
            tracep->chgBit(oldp+5234,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 4U))));
            tracep->chgBit(oldp+5235,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 5U))));
            tracep->chgBit(oldp+5236,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 6U))));
            tracep->chgBit(oldp+5237,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 7U))));
            tracep->chgBit(oldp+5238,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 8U))));
            tracep->chgBit(oldp+5239,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 9U))));
            tracep->chgBit(oldp+5240,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+5241,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+5242,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+5243,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+5244,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+5245,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+5246,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+5247,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+5248,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+5249,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+5250,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+5251,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+5252,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+5253,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+5254,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+5255,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+5256,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+5257,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+5258,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+5259,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+5260,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+5261,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+5262,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U])));
            tracep->chgBit(oldp+5263,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 1U))));
            tracep->chgBit(oldp+5264,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 2U))));
            tracep->chgBit(oldp+5265,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 3U))));
            tracep->chgBit(oldp+5266,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 4U))));
            tracep->chgBit(oldp+5267,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 5U))));
            tracep->chgBit(oldp+5268,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 6U))));
            tracep->chgBit(oldp+5269,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 7U))));
            tracep->chgBit(oldp+5270,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 8U))));
            tracep->chgBit(oldp+5271,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 9U))));
            tracep->chgBit(oldp+5272,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0xaU))));
            tracep->chgBit(oldp+5273,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0xbU))));
            tracep->chgBit(oldp+5274,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0xcU))));
            tracep->chgBit(oldp+5275,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0xdU))));
            tracep->chgBit(oldp+5276,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0xeU))));
            tracep->chgBit(oldp+5277,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0xfU))));
            tracep->chgBit(oldp+5278,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x10U))));
            tracep->chgBit(oldp+5279,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x11U))));
            tracep->chgBit(oldp+5280,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x12U))));
            tracep->chgBit(oldp+5281,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x13U))));
            tracep->chgBit(oldp+5282,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x14U))));
            tracep->chgBit(oldp+5283,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x15U))));
            tracep->chgBit(oldp+5284,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x16U))));
            tracep->chgBit(oldp+5285,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x17U))));
            tracep->chgBit(oldp+5286,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x18U))));
            tracep->chgBit(oldp+5287,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x19U))));
            tracep->chgBit(oldp+5288,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x1aU))));
            tracep->chgBit(oldp+5289,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x1bU))));
            tracep->chgBit(oldp+5290,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x1cU))));
            tracep->chgBit(oldp+5291,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x1dU))));
            tracep->chgBit(oldp+5292,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x1eU))));
            tracep->chgBit(oldp+5293,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                             >> 0x1fU))));
            tracep->chgBit(oldp+5294,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U])));
            tracep->chgBit(oldp+5295,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 1U))));
            tracep->chgBit(oldp+5296,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 2U))));
            tracep->chgBit(oldp+5297,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 3U))));
            tracep->chgBit(oldp+5298,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 4U))));
            tracep->chgBit(oldp+5299,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 5U))));
            tracep->chgBit(oldp+5300,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 6U))));
            tracep->chgBit(oldp+5301,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 7U))));
            tracep->chgBit(oldp+5302,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                             >> 8U))));
        }
        tracep->chgBit(oldp+5303,(vlTOPp->jtag_tck_i));
        tracep->chgBit(oldp+5304,(vlTOPp->jtag_tdi_i));
        tracep->chgBit(oldp+5305,(vlTOPp->jtag_tdo_o));
        tracep->chgBit(oldp+5306,(vlTOPp->jtag_tms_i));
        tracep->chgBit(oldp+5307,(vlTOPp->jtag_trst_i));
        tracep->chgBit(oldp+5308,(vlTOPp->ref_clk_i));
        tracep->chgBit(oldp+5309,(vlTOPp->slow_clk_o));
        tracep->chgBit(oldp+5310,(vlTOPp->rstn_i));
        tracep->chgBit(oldp+5311,(vlTOPp->bootsel_i));
        tracep->chgBit(oldp+5312,(vlTOPp->stm_i));
        tracep->chgQData(oldp+5313,(vlTOPp->io_in_i),48);
        tracep->chgQData(oldp+5315,(vlTOPp->io_out_o),48);
        tracep->chgWData(oldp+5317,(vlTOPp->pad_cfg_o),288);
        tracep->chgQData(oldp+5326,(vlTOPp->io_oe_o),48);
        tracep->chgQData(oldp+5328,(vlTOPp->core_v_mcu__DOT__s_io_out),48);
        tracep->chgQData(oldp+5330,(vlTOPp->core_v_mcu__DOT__s_io_oe),48);
        tracep->chgQData(oldp+5332,(vlTOPp->core_v_mcu__DOT__s_perio_out),47);
        tracep->chgQData(oldp+5334,(vlTOPp->core_v_mcu__DOT__s_perio_oe),47);
        tracep->chgQData(oldp+5336,(vlTOPp->core_v_mcu__DOT__s_apbio_out),51);
        tracep->chgQData(oldp+5338,(vlTOPp->core_v_mcu__DOT__s_apbio_oe),51);
        tracep->chgBit(oldp+5340,((1U & (IData)((vlTOPp->io_in_i 
                                                 >> 5U)))));
        tracep->chgIData(oldp+5341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events),32);
        tracep->chgBit(oldp+5342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn));
        tracep->chgBit(oldp+5343,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                          >> 1U) & 
                                         (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->chgBit(oldp+5344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__serial_q));
        tracep->chgCData(oldp+5345,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[1U] 
                                            << 0x19U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[0U] 
                                              >> 7U)))),2);
        tracep->chgBit(oldp+5346,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                          >> 1U) & 
                                         (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q))))));
        tracep->chgBit(oldp+5347,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q))));
        tracep->chgWData(oldp+5348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_events),128);
        tracep->chgWData(oldp+5352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events),160);
        tracep->chgSData(oldp+5357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events),16);
        tracep->chgBit(oldp+5358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q));
        tracep->chgSData(oldp+5359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready),11);
        tracep->chgCData(oldp+5360,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_valid)
                                      ? (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])
                                      : 0U)),5);
        tracep->chgCData(oldp+5361,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_valid)
                                      ? (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])
                                      : 0U)),5);
        tracep->chgCData(oldp+5362,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_valid)
                                      ? (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])
                                      : 0U)),5);
        tracep->chgBit(oldp+5363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__L2_ro_req_o));
        tracep->chgIData(oldp+5364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize),18);
        tracep->chgWData(oldp+5365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_data),256);
        tracep->chgCData(oldp+5373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_valid),8);
        tracep->chgSData(oldp+5374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_datasize),16);
        tracep->chgBit(oldp+5375,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                         & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                    >> 0x25U))))));
        tracep->chgBit(oldp+5376,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                         & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                    >> 0x24U))))));
        tracep->chgBit(oldp+5377,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa_valid) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa))) 
                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sample_opa)) 
                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu_valid) 
                                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_bincu_in_ready)))));
        tracep->chgCData(oldp+5378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_spi_eot),2);
        tracep->chgCData(oldp+5379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_uart_evt),2);
        tracep->chgCData(oldp+5380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_uart_err),2);
        tracep->chgBit(oldp+5381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__s_sdio_eot));
        tracep->chgBit(oldp+5382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__s_sdio_err));
        tracep->chgBit(oldp+5383,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_fifo_out_req) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_buf_en))));
        tracep->chgQData(oldp+5384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_addr),57);
        tracep->chgCData(oldp+5386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_ready),3);
        tracep->chgSData(oldp+5387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req),12);
        tracep->chgSData(oldp+5388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_ready),12);
        tracep->chgBit(oldp+5389,(((0U != ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_ready)) 
                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp))) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid))));
        tracep->chgSData(oldp+5390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_req),9);
        tracep->chgIData(oldp+5391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_data),32);
        tracep->chgBit(oldp+5392,(((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements)) 
                                   & (~ (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                 >> 0x22U))))));
        tracep->chgBit(oldp+5393,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_l2_gnt) 
                                    & ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements)) 
                                       & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                  >> 0x38U)))) 
                                   & (~ (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                 >> 0x37U))))));
        tracep->chgBit(oldp+5394,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_do_jump) 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr 
                                             == vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_src))
                                          ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_dst
                                          : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr 
                                             + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_datasize_toadd)))));
        tracep->chgBit(oldp+5395,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_wr_ptr 
                                         + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_datasize_toadd))));
        tracep->chgBit(oldp+5396,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5397,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5398,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5399,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5400,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5401,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5402,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5403,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5404,(((IData)(vlTOPp->ref_clk_i) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->chgBit(oldp+5405,((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                      >> 1U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))) 
                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en)) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en)))));
        tracep->chgBit(oldp+5406,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity_sync)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en))));
        tracep->chgIData(oldp+5407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_rx_o),32);
        tracep->chgBit(oldp+5408,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                          | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready)))));
        tracep->chgBit(oldp+5409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync));
        tracep->chgBit(oldp+5410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity_sync));
        tracep->chgBit(oldp+5411,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                          >> 1U) & 
                                         (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->chgCData(oldp+5412,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_rx_o)),8);
        tracep->chgBit(oldp+5413,(((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))));
        tracep->chgCData(oldp+5414,((((~ (IData)((0U 
                                                  != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgCData(oldp+5415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data_next),8);
        tracep->chgCData(oldp+5416,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                              >> (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 3U))))),8);
        tracep->chgCData(oldp+5417,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->chgBit(oldp+5418,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                          & ((0xeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   >> 3U)))))));
        tracep->chgBit(oldp+5419,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                          & ((0xcU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                 << 2U)) 
                                             | (3U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   >> 2U)))))));
        tracep->chgBit(oldp+5420,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                          & ((8U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                               << 3U)) 
                                             | (7U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   >> 1U)))))));
        tracep->chgBit(oldp+5421,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U))))) 
                                    | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 2U)))))) 
                                   | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U))))))));
        tracep->chgBit(oldp+5422,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                         & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                             ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))))));
        tracep->chgBit(oldp+5423,((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                             ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))))));
        tracep->chgCData(oldp+5424,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                            & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                                ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                                : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgBit(oldp+5425,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a))))));
        tracep->chgBit(oldp+5426,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5427,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a))))));
        tracep->chgBit(oldp+5428,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5429,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_rx_char_event) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a))))));
        tracep->chgBit(oldp+5430,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5431,((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                      >> 1U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))) 
                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en)) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en)))));
        tracep->chgBit(oldp+5432,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity_sync)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en))));
        tracep->chgIData(oldp+5433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_rx_o),32);
        tracep->chgBit(oldp+5434,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                          | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                          : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                             >> 1U)))));
        tracep->chgBit(oldp+5435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync));
        tracep->chgBit(oldp+5436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity_sync));
        tracep->chgBit(oldp+5437,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                          >> 1U) & 
                                         (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->chgCData(oldp+5438,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_rx_o)),8);
        tracep->chgBit(oldp+5439,(((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))));
        tracep->chgCData(oldp+5440,((((~ (IData)((0U 
                                                  != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgCData(oldp+5441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data_next),8);
        tracep->chgCData(oldp+5442,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                              >> (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 3U))))),8);
        tracep->chgCData(oldp+5443,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->chgBit(oldp+5444,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                          & ((0xeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   >> 3U)))))));
        tracep->chgBit(oldp+5445,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                          & ((0xcU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                 << 2U)) 
                                             | (3U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   >> 2U)))))));
        tracep->chgBit(oldp+5446,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                          & ((8U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                               << 3U)) 
                                             | (7U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   >> 1U)))))));
        tracep->chgBit(oldp+5447,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U))))) 
                                    | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 2U)))))) 
                                   | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                             & ((8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      >> 1U))))))));
        tracep->chgBit(oldp+5448,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                         & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                             ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                             : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 1U))))));
        tracep->chgBit(oldp+5449,((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                             ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                             : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                >> 1U))))));
        tracep->chgCData(oldp+5450,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                            & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                                ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                                : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                   >> 1U))))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgBit(oldp+5451,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a))))));
        tracep->chgBit(oldp+5452,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5453,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a))))));
        tracep->chgBit(oldp+5454,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5455,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_rx_char_event) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a))))));
        tracep->chgBit(oldp+5456,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5457,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                          >> 1U) & 
                                         (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->chgBit(oldp+5458,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol)
                                          ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk)))));
        tracep->chgIData(oldp+5459,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                               ((IData)(1U) 
                                                + (7U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                        (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q));
        tracep->chgCData(oldp+5461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state_next),2);
        tracep->chgBit(oldp+5462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid_sync));
        tracep->chgBit(oldp+5463,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
        tracep->chgBit(oldp+5464,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgCData(oldp+5466,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable)
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token))),8);
        tracep->chgBit(oldp+5467,(((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready))));
        tracep->chgCData(oldp+5468,((((~ (IData)((0U 
                                                  != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready))
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token))),8);
        tracep->chgCData(oldp+5469,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable)
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token))),8);
        tracep->chgBit(oldp+5470,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                            >> 2U)))));
        tracep->chgCData(oldp+5471,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 2U)))
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token))),8);
        tracep->chgCData(oldp+5472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state_next),3);
        tracep->chgBit(oldp+5473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->chgBit(oldp+5474,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5475,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgBit(oldp+5477,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                         | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5478,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                          >> 1U) | 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5479,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                          >> 2U) | 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5480,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                          >> 3U) | 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5481,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                          >> 1U) & 
                                         (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->chgBit(oldp+5482,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol)
                                          ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk)))));
        tracep->chgIData(oldp+5483,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                               ((IData)(1U) 
                                                + (7U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                        (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q));
        tracep->chgCData(oldp+5485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state_next),2);
        tracep->chgBit(oldp+5486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid_sync));
        tracep->chgBit(oldp+5487,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
        tracep->chgBit(oldp+5488,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgCData(oldp+5490,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable)
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token))),8);
        tracep->chgBit(oldp+5491,(((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready))));
        tracep->chgCData(oldp+5492,((((~ (IData)((0U 
                                                  != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready))
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token))),8);
        tracep->chgCData(oldp+5493,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable)
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token))),8);
        tracep->chgBit(oldp+5494,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                            >> 3U)))));
        tracep->chgCData(oldp+5495,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 3U)))
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token))),8);
        tracep->chgCData(oldp+5496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state_next),3);
        tracep->chgBit(oldp+5497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->chgBit(oldp+5498,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5499,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgBit(oldp+5501,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                         | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5502,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                          >> 1U) | 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5503,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                          >> 2U) | 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgBit(oldp+5504,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                          >> 3U) | 
                                         ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->chgCData(oldp+5505,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                              >> (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 3U))))),8);
        tracep->chgBit(oldp+5506,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))));
        tracep->chgBit(oldp+5507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__s_data_rx_dc_valid));
        tracep->chgBit(oldp+5508,(((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))));
        tracep->chgBit(oldp+5509,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))))));
        tracep->chgCData(oldp+5510,((((~ (IData)((0U 
                                                  != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgBit(oldp+5511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->chgCData(oldp+5512,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->chgBit(oldp+5513,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                            >> 4U)))));
        tracep->chgCData(oldp+5514,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 4U)))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgCData(oldp+5515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS),4);
        tracep->chgBit(oldp+5516,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                   & (8U == (0xfU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                              >> 4U))))));
        tracep->chgBit(oldp+5517,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                   & (0xcU == (0xfU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                  >> 4U))))));
        tracep->chgBit(oldp+5518,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                   & (0xeU == (0xfU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                  >> 4U))))));
        tracep->chgCData(oldp+5519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits),8);
        tracep->chgBit(oldp+5520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event));
        tracep->chgIData(oldp+5521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        tracep->chgCData(oldp+5522,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                              >> (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 3U))))),8);
        tracep->chgBit(oldp+5523,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))));
        tracep->chgBit(oldp+5524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__s_data_rx_dc_valid));
        tracep->chgBit(oldp+5525,(((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))));
        tracep->chgBit(oldp+5526,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))))));
        tracep->chgCData(oldp+5527,((((~ (IData)((0U 
                                                  != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgBit(oldp+5528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->chgCData(oldp+5529,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->chgBit(oldp+5530,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                            >> 5U)))));
        tracep->chgCData(oldp+5531,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 5U)))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgCData(oldp+5532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS),4);
        tracep->chgBit(oldp+5533,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                   & (8U == (0xfU & 
                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                              >> 4U))))));
        tracep->chgBit(oldp+5534,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                   & (0xcU == (0xfU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                  >> 4U))))));
        tracep->chgBit(oldp+5535,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                   & (0xeU == (0xfU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                  >> 4U))))));
        tracep->chgCData(oldp+5536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits),8);
        tracep->chgBit(oldp+5537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event));
        tracep->chgIData(oldp+5538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        tracep->chgBit(oldp+5539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q));
        tracep->chgBit(oldp+5540,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__serial_q))));
        tracep->chgBit(oldp+5541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__serial_q));
        tracep->chgBit(oldp+5542,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgCData(oldp+5544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state_next),2);
        tracep->chgBit(oldp+5545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_div_valid_sync));
        tracep->chgBit(oldp+5546,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
        tracep->chgBit(oldp+5547,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgBit(oldp+5549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__serial_q));
        tracep->chgBit(oldp+5550,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_sdio_start) 
                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__r_input_reg) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__sync_a))))));
        tracep->chgBit(oldp+5551,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__serial_q));
        tracep->chgBit(oldp+5553,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgBit(oldp+5554,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U))));
        tracep->chgCData(oldp+5555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->chgCData(oldp+5556,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                      ? 1U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_rsp_type))),3);
        tracep->chgBit(oldp+5557,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en) 
                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_clk_en))));
        tracep->chgBit(oldp+5558,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                            >> 6U)))));
        tracep->chgCData(oldp+5559,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 6U)))
                                      ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                                  >> 3U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->chgBit(oldp+5560,((1U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                             >> 0x1fU)) 
                                         | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                            >> 7U)))));
        tracep->chgCData(oldp+5561,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_enable)
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token))),8);
        tracep->chgBit(oldp+5562,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                          & ((0xfeU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                 << 1U)) 
                                             | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   >> 7U)))))));
        tracep->chgBit(oldp+5563,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                          & ((0xfcU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                 << 2U)) 
                                             | (3U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   >> 6U)))))));
        tracep->chgBit(oldp+5564,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                          & ((0xf8U 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                 << 3U)) 
                                             | (7U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   >> 5U)))))));
        tracep->chgBit(oldp+5565,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U))))) 
                                    | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                              & ((0xfcU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                     << 2U)) 
                                                 | (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                       >> 6U)))))) 
                                   | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                             & ((0xf8U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                      >> 5U))))))));
        tracep->chgBit(oldp+5566,((1U & ((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty)))) 
                                         & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                >> 0x1fU)) 
                                            | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 7U))))));
        tracep->chgBit(oldp+5567,((1U & (~ ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                >> 0x1fU)) 
                                            | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 7U))))));
        tracep->chgCData(oldp+5568,(((1U & ((~ (IData)(
                                                       (0U 
                                                        != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty)))) 
                                            & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                   >> 0x1fU)) 
                                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                  >> 7U))))
                                      ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token) 
                                                   << 1U)) 
                                         | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token) 
                                                  >> 7U)))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token))),8);
        tracep->chgBit(oldp+5569,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa)
                                          ? (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                     >> 0x20U))
                                          : ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                        >> 0x25U)))))));
        tracep->chgBit(oldp+5570,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa)
                                          ? (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                     >> 0x21U))
                                          : ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                        >> 0x24U)))))));
        tracep->chgCData(oldp+5571,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_operanda_datasize)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT____Vcellout__genblk2__BRA__0__KET____DOT__i_stream_unit__out_stream_datasize_o))),2);
        tracep->chgIData(oldp+5572,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out)
                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_outpostshift
                                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_th_event)
                                          ? 1U : 0U))),32);
        tracep->chgSData(oldp+5573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_event_signals),16);
        tracep->chgBit(oldp+5574,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_clk)
                                    ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_evnt) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->chgBit(oldp+5575,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_oldval)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->chgBit(oldp+5576,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_oldval) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->chgBit(oldp+5577,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_clk)
                                    ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_evnt) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->chgBit(oldp+5578,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_oldval)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->chgBit(oldp+5579,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_oldval) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->chgBit(oldp+5580,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_clk)
                                    ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_evnt) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->chgBit(oldp+5581,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_oldval)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->chgBit(oldp+5582,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_oldval) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->chgBit(oldp+5583,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_clk)
                                    ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_evnt) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->chgBit(oldp+5584,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_oldval)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->chgBit(oldp+5585,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_oldval) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->chgBit(oldp+5586,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_valid_fc)) 
                                         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__fc_event_ready)))));
        tracep->chgCData(oldp+5587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS
                                    [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Pop_Pointer_CS]),8);
        tracep->chgBit(oldp+5588,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs) 
                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs_dly1cyc))));
        tracep->chgCData(oldp+5589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga),4);
        tracep->chgBit(oldp+5590,(((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_enable_inout_efpga))
                                    ? (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                              >> 3U) 
                                             & (~ (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT) 
                                                      | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT) 
                                                         >> 1U))))))
                                    : 0U)));
        tracep->chgIData(oldp+5591,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                               ((IData)(1U) 
                                                + (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                        (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5592,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty)))));
        tracep->chgBit(oldp+5593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty));
        tracep->chgBit(oldp+5594,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty) 
                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT))));
        tracep->chgBit(oldp+5595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->chgBit(oldp+5596,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT) 
                                    & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty)))
                                    ? (2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                    : (2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->chgBit(oldp+5597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->chgBit(oldp+5598,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full)))));
        tracep->chgBit(oldp+5599,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID)
                                    ? (((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                    : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->chgBit(oldp+5600,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID)
                                    ? (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                    : (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->chgBit(oldp+5601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->chgBit(oldp+5602,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID))));
        tracep->chgBit(oldp+5603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_fe));
        tracep->chgSData(oldp+5604,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg) 
                                      << 8U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_data_reg))),15);
        tracep->chgBit(oldp+5605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs_dly1cyc));
        tracep->chgBit(oldp+5606,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga) 
                                         >> 3U))));
        tracep->chgBit(oldp+5607,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga) 
                                         >> 2U))));
        tracep->chgBit(oldp+5608,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga) 
                                         >> 1U))));
        tracep->chgBit(oldp+5609,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga))));
        tracep->chgCData(oldp+5610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellinp__top1_rtl__RESET),4);
        tracep->chgCData(oldp+5611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt5),3);
        tracep->chgCData(oldp+5612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt4),3);
        tracep->chgCData(oldp+5613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt3),3);
        tracep->chgCData(oldp+5614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt2),3);
        tracep->chgCData(oldp+5615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt1),3);
        tracep->chgIData(oldp+5616,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel))
                                      ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->chgCData(oldp+5617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel),3);
        tracep->chgIData(oldp+5618,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel))
                                      ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->chgCData(oldp+5619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel),3);
        tracep->chgIData(oldp+5620,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel))
                                      ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->chgCData(oldp+5621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel),3);
        tracep->chgIData(oldp+5622,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel))
                                      ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->chgCData(oldp+5623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel),3);
        tracep->chgIData(oldp+5624,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel))
                                      ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->chgCData(oldp+5625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel),3);
        tracep->chgIData(oldp+5626,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel))
                                      ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->chgCData(oldp+5627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel),3);
        tracep->chgIData(oldp+5628,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                               ((IData)(1U) 
                                                + (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                        (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5629,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                   | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.gnt))));
        tracep->chgBit(oldp+5630,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->chgBit(oldp+5631,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                    : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->chgBit(oldp+5632,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                    : (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->chgBit(oldp+5633,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->chgIData(oldp+5634,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                               ((IData)(1U) 
                                                + (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                        (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5635,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                   | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.gnt))));
        tracep->chgBit(oldp+5636,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->chgBit(oldp+5637,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                    : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->chgBit(oldp+5638,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                    : (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->chgBit(oldp+5639,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->chgIData(oldp+5640,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                               ((IData)(1U) 
                                                + (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                        (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5641,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                   | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.gnt))));
        tracep->chgBit(oldp+5642,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->chgBit(oldp+5643,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                    : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->chgBit(oldp+5644,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                    : (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->chgBit(oldp+5645,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->chgIData(oldp+5646,((((0U == (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U)))
                                       ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                               ((IData)(1U) 
                                                + (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                               << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                       << 5U))))) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                        (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                        >> (0x1fU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                             << 5U))))),32);
        tracep->chgBit(oldp+5647,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                   | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.gnt))));
        tracep->chgBit(oldp+5648,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push) 
                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->chgBit(oldp+5649,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (((4U & ((~ (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                               << 2U)) 
                                        | (3U & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                    : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                               << 2U)) 
                                        | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->chgBit(oldp+5650,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push)
                                    ? (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     ? 
                                                    ((7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                      + 
                                                      (7U 
                                                       & ((IData)(1U) 
                                                          + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                    : (2U > (7U & ((IData)(4U) 
                                                   - 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     ? 
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->chgBit(oldp+5651,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->chgCData(oldp+5652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram
                                    [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__ram_rd_addr]),8);
        tracep->chgCData(oldp+5653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram
                                    [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__ram_rd_addr]),8);
        tracep->chgBit(oldp+5654,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x41) 
                                    >> 2U) & ((((((
                                                   ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                      >> 7U) 
                                                     & (7U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                        >> 6U) 
                                                       & (6U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                       >> 5U) 
                                                      & (5U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                      >> 4U) 
                                                     & (4U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                     >> 3U) 
                                                    & (3U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                    >> 2U) 
                                                   & (2U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                   >> 1U) 
                                                  & (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                 & (0U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))))));
        tracep->chgBit(oldp+5655,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x41) 
                                    >> 1U) & ((((((
                                                   ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                      >> 7U) 
                                                     & (7U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                        >> 6U) 
                                                       & (6U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                       >> 5U) 
                                                      & (5U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                      >> 4U) 
                                                     & (4U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                     >> 3U) 
                                                    & (3U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                    >> 2U) 
                                                   & (2U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                   >> 1U) 
                                                  & (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                 & (0U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))))));
        tracep->chgBit(oldp+5656,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51) 
                                    >> 2U) & ((((((
                                                   ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                      >> 7U) 
                                                     & (7U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                        >> 6U) 
                                                       & (6U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                       >> 5U) 
                                                      & (5U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                      >> 4U) 
                                                     & (4U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                     >> 3U) 
                                                    & (3U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                    >> 2U) 
                                                   & (2U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                   >> 1U) 
                                                  & (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                 & (0U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))))));
        tracep->chgBit(oldp+5657,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51) 
                                    >> 1U) & ((((((
                                                   ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                      >> 7U) 
                                                     & (7U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                        >> 6U) 
                                                       & (6U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                       >> 5U) 
                                                      & (5U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                      >> 4U) 
                                                     & (4U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                     >> 3U) 
                                                    & (3U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                    >> 2U) 
                                                   & (2U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                   >> 1U) 
                                                  & (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                 & (0U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))))));
        tracep->chgBit(oldp+5658,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__full_reg)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_i2c_to_apb_push))));
        tracep->chgBit(oldp+5659,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__full_reg)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_apb_to_i2c_push))));
        tracep->chgBit(oldp+5660,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                       >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->chgIData(oldp+5661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__r_int),32);
        tracep->chgBit(oldp+5662,((1U & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_q)) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                             >> 2U)) 
                                         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__trigger_match)))));
        tracep->chgBit(oldp+5663,((0U != (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__r_int 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mie_bypass))));
        tracep->chgBit(oldp+5664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_pending));
        tracep->chgIData(oldp+5665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcounteren_q),32);
        tracep->chgCData(oldp+5666,((1U & (IData)((vlTOPp->io_in_i 
                                                   >> 5U)))),2);
        tracep->chgBit(oldp+5667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clkInternal));
        tracep->chgBit(oldp+5668,(((1U == (0xffU & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                            >> 4U)))
                                    ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clk)
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clkInternal))));
        tracep->chgCData(oldp+5669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__counter),8);
        tracep->chgBit(oldp+5670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clkInternal));
        tracep->chgBit(oldp+5671,(((1U == (0xffU & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                            >> 4U)))
                                    ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clk)
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clkInternal))));
        tracep->chgCData(oldp+5672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__counter),8);
        tracep->chgBit(oldp+5673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clkInternal));
        tracep->chgBit(oldp+5674,(((1U == (0xffU & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                            >> 4U)))
                                    ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clk)
                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clkInternal))));
        tracep->chgCData(oldp+5675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__counter),8);
        tracep->chgCData(oldp+5676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_valid),5);
        tracep->chgBit(oldp+5677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__tdo_oe_o));
        tracep->chgBit(oldp+5678,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__shift_ir)
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q)
                                          : ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                              ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_q
                                              : ((0x10U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                  ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_q
                                                  : 
                                                 ((0x11U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dr_q)
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_q))))))));
        tracep->chgBit(oldp+5679,((1U & (~ (IData)(vlTOPp->jtag_tck_i)))));
        tracep->chgBit(oldp+5680,((1U & ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_enable_inout_efpga))
                                          ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT) 
                                              >> 4U) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty)))
                                          : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                             >> 3U)))));
    }
}
