module module_0 (
    input [id_1 : id_1] id_2,
    output id_3,
    input logic [id_2 : id_3] id_4[id_1 : id_3],
    input logic [id_1 : id_2  &  id_4] id_5,
    output signed id_6,
    output logic id_7,
    input [1 : id_6] id_8,
    output logic id_9,
    output [id_8 : 1 'b0] id_10,
    output logic [1 : id_8] id_11,
    output id_12,
    input logic [id_5 : id_10] id_13,
    input logic [1 'd0 : id_9] id_14,
    output id_15,
    output logic [id_7 : id_14] id_16,
    input logic id_17,
    output id_18,
    input id_19
);
  id_20 id_21 (
      .id_14(id_8),
      .id_4 (id_9)
  );
endmodule
