[{"DBLP title": "FeatherNet: An Accelerated Convolutional Neural Network Design for Resource-constrained FPGAs.", "DBLP authors": ["Raghid Morcel", "Hazem M. Hajj", "Mazen A. R. Saghir", "Haitham Akkary", "Hassan Artail", "Rahul Khanna", "Anil S. Keshavamurthy"], "year": 2019, "MAG papers": [{"PaperId": 2926546867, "PaperTitle": "feathernet an accelerated convolutional neural network design for resource constrained fpgas", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"american university of beirut": 5.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Adjustable NPN Classification Using Generalized Symmetries.", "DBLP authors": ["Xuegong Zhou", "Lingli Wang", "Alan Mishchenko"], "year": 2019, "MAG papers": [{"PaperId": 2935888545, "PaperTitle": "fast adjustable npn classification using generalized symmetries", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"fudan university": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Exact and Practical Modulo Scheduling for High-Level Synthesis.", "DBLP authors": ["Julian Oppermann", "Melanie Reuter-Oppermann", "Lukas Sommer", "Andreas Koch", "Oliver Sinnen"], "year": 2019, "MAG papers": [{"PaperId": 2943915040, "PaperTitle": "exact and practical modulo scheduling for high level synthesis", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat darmstadt": 3.0, "karlsruhe institute of technology": 1.0, "university of auckland": 1.0}}], "source": "ES"}, {"DBLP title": "Automata Processing in Reconfigurable Architectures: In-the-Cloud Deployment, Cross-Platform Evaluation, and Fast Symbol-Only Reconfiguration.", "DBLP authors": ["Chunkun Bo", "Vinh Dang", "Ted Xie", "Jack Wadden", "Mircea Stan", "Kevin Skadron"], "year": 2019, "MAG papers": [{"PaperId": 2945350303, "PaperTitle": "automata processing in reconfigurable architectures in the cloud deployment cross platform evaluation and fast symbol only reconfiguration", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of virginia": 6.0}}], "source": "ES"}, {"DBLP title": "A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation.", "DBLP authors": ["Dinh Van Luan", "Xuan Truong Nguyen", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2946839483, "PaperTitle": "a novel fpga implementation of a time to digital converter supporting run time estimation and compensation", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Introduction to the Special Section on Security in FPGA-accelerated Cloud and Datacenters.", "DBLP authors": ["Christophe Bobda", "Russell Tessier", "Ken Eguro", "Ryan Kastner"], "year": 2019, "MAG papers": [{"PaperId": 3046160745, "PaperTitle": "introduction to the special section on security in fpga accelerated cloud and datacenters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Leakier Wires: Exploiting FPGA Long Wires for Covert- and Side-channel Attacks.", "DBLP authors": ["Ilias Giechaskiel", "Ken Eguro", "Kasper Bonne Rasmussen"], "year": 2019, "MAG papers": [{"PaperId": 2969965903, "PaperTitle": "leakier wires exploiting fpga long wires for covert and side channel attacks", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"microsoft": 1.0, "university of oxford": 2.0}}], "source": "ES"}, {"DBLP title": "Mitigating Electrical-level Attacks towards Secure Multi-Tenant FPGAs in the Cloud.", "DBLP authors": ["Jonas Krautter", "Dennis R. E. Gnad", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 2966980899, "PaperTitle": "mitigating electrical level attacks towards secure multi tenant fpgas in the cloud", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Protection and Pay-per-use Licensing Scheme for On-cloud FPGA Circuit IPs.", "DBLP authors": ["Muhammad E. S. Elrabaa", "Mohamed A. Al-Asli", "Marwan H. Abu-Amara"], "year": 2019, "MAG papers": [{"PaperId": 3043889988, "PaperTitle": "a protection and pay per use licensing scheme for on cloud fpga circuit ips", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"king fahd university of petroleum and minerals": 2.0, "taibah university": 1.0}}], "source": "ES"}, {"DBLP title": "Recent Attacks and Defenses on FPGA-based Systems.", "DBLP authors": ["Jiliang Zhang", "Gang Qu"], "year": 2019, "MAG papers": [{"PaperId": 3030932237, "PaperTitle": "recent attacks and defenses on fpga based systems", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of maryland college park": 1.0, "hunan university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing.", "DBLP authors": ["Yaman Umuroglu", "Davide Conficconi", "Lahiru Rasnayake", "Thomas B. Preu\u00dfer", "Magnus Sj\u00e4lander"], "year": 2019, "MAG papers": [{"PaperId": 3102383356, "PaperTitle": "optimizing bit serial matrix multiplication for reconfigurable computing", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"norwegian university of science and technology": 2.0, "polytechnic university of milan": 1.0, "xilinx": 1.0}}, {"PaperId": 3125345917, "PaperTitle": "optimizing bit serial matrix multiplication for reconfigurable computing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"xilinx": 1.0, "norwegian university of science and technology": 2.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs.", "DBLP authors": ["Abeer Y. Al-Hyari", "Ziad Abuowaimer", "Timothy Martin", "Gary Gr\u00e9wal", "Shawki Areibi", "Anthony Vannelli"], "year": 2019, "MAG papers": [{"PaperId": 2967974643, "PaperTitle": "novel congestion estimation and routability prediction methods based on machine learning for modern fpgas", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of guelph": 6.0}}], "source": "ES"}, {"DBLP title": "Distributed Inference over Decision Tree Ensembles on Clusters of FPGAs.", "DBLP authors": ["Muhsen Owaida", "Amit Kulkarni", "Gustavo Alonso"], "year": 2019, "MAG papers": [{"PaperId": 2972661888, "PaperTitle": "distributed inference over decision tree ensembles on clusters of fpgas", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "The FPOA, a Medium-grained Reconfigurable Architecture for High-level Synthesis.", "DBLP authors": ["Jason Gorski", "Darrin M. Hanna"], "year": 2019, "MAG papers": [{"PaperId": 2988354469, "PaperTitle": "the fpoa a medium grained reconfigurable architecture for high level synthesis", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"oakland university": 2.0}}], "source": "ES"}, {"DBLP title": "A Design Flow Engine for the Support of Customized Dynamic High Level Synthesis Flows.", "DBLP authors": ["Marco Lattuada", "Fabrizio Ferrandi"], "year": 2019, "MAG papers": [{"PaperId": 2984033006, "PaperTitle": "a design flow engine for the support of customized dynamic high level synthesis flows", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "FRoC 2.0: Automatic BRAM and Logic Testing to Enable Dynamic Voltage Scaling for FPGA Applications.", "DBLP authors": ["Ibrahim Ahmed", "Shuze Zhao", "James Meijers", "Olivier Trescases", "Vaughn Betz"], "year": 2019, "MAG papers": [{"PaperId": 2972436488, "PaperTitle": "froc 2 0 automatic bram and logic testing to enable dynamic voltage scaling for fpga applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 5.0}}], "source": "ES"}, {"DBLP title": "GraVF-M: Graph Processing System Generation for Multi-FPGA Platforms.", "DBLP authors": ["Nina Engelhardt", "Hayden Kwok-Hay So"], "year": 2019, "MAG papers": [{"PaperId": 2980681317, "PaperTitle": "gravf m graph processing system generation for multi fpga platforms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of hong kong": 2.0}}, {"PaperId": 3101350473, "PaperTitle": "gravf m graph processing system generation for multi fpga platforms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Unrolling Ternary Neural Networks.", "DBLP authors": ["Stephen Tridgell", "Martin Kumm", "Martin Hardieck", "David Boland", "Duncan J. M. Moss", "Peter Zipf", "Philip H. W. Leong"], "year": 2019, "MAG papers": [{"PaperId": 2972799440, "PaperTitle": "unrolling ternary neural networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of sydney": 4.0, "university of kassel": 2.0, "fulda university of applied sciences": 1.0}}, {"PaperId": 2981240861, "PaperTitle": "unrolling ternary neural networks", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of sydney": 4.0, "university of kassel": 2.0, "fulda university of applied sciences": 1.0}}], "source": "ES"}, {"DBLP title": "PIMap: A Flexible Framework for Improving LUT-Based Technology Mapping via Parallelized Iterative Optimization.", "DBLP authors": ["Gai Liu", "Zhiru Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2908839997, "PaperTitle": "pimap a flexible framework for improving lut based technology mapping via parallelized iterative optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-based Acceleration of FT Convolution for Pulsar Search Using OpenCL.", "DBLP authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"], "year": 2019, "MAG papers": [{"PaperId": 2963405438, "PaperTitle": "fpga based acceleration of ft convolution for pulsar search using opencl", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of auckland": 2.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Fine-grained Processor-logic Interactions on the Cache-coherent Zynq Platform.", "DBLP authors": ["Alexander Kroh", "Oliver Diessel"], "year": 2019, "MAG papers": [{"PaperId": 2911076136, "PaperTitle": "efficient fine grained processor logic interactions on the cache coherent zynq platform", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "Loop Unrolling for Energy Efficiency in Low-Cost Field-Programmable Gate Arrays.", "DBLP authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel E. Holcomb", "Russell Tessier"], "year": 2019, "MAG papers": [{"PaperId": 2912887622, "PaperTitle": "loop unrolling for energy efficiency in low cost field programmable gate arrays", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}]