<configuration>
   <fastModelExecutable>FVP_Base_AEMv8A.exe</fastModelExecutable>
   <coreMappings>
      <coreMapping>
         <core>FVP_Base_AEMv8A.cluster0.cpu0</core>
         <type>BARE_METAL</type>
      </coreMapping>
      <coreMapping>
         <core>FVP_Base_AEMv8A.cluster0.cpu1</core>
         <type>UNUSED</type>
      </coreMapping>
      <coreMapping>
         <core>FVP_Base_AEMv8A.cluster0.cpu2</core>
         <type>UNUSED</type>
      </coreMapping>
      <coreMapping>
         <core>FVP_Base_AEMv8A.cluster0.cpu3</core>
         <type>UNUSED</type>
      </coreMapping>
   </coreMappings>
   <bareMetalDetails>
      <elImagePath>C:\Users\odishe01\OneDrive - ARM\Projects\ACL_Profiling\ComputeLibrary_Profiling\baremetal\aemv8a\neon_cnn_bm_example_v8a.elf</elImagePath>
   </bareMetalDetails>
   <chosenSources>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>BRANCH_MISPREDICT</mtiSrcName>
         <description>Simulating branch mispredict.</description>
         <condition></condition>
         <title>Branches</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.BRANCH_MISPREDICT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.BRANCH_MISPREDICT</type>
         <display>accumulate</display>
         <units>Branches</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>BRA_DIR</mtiSrcName>
         <description>Direct branches, to immediate address.</description>
         <condition></condition>
         <title>Branches</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.BRA_DIR</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.BRA_DIR</type>
         <display>accumulate</display>
         <units>Branches</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>BRA_INDIR</mtiSrcName>
         <description>Indirect branches, perhaps to a register.</description>
         <condition></condition>
         <title>Branches</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.BRA_INDIR</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.BRA_INDIR</type>
         <display>accumulate</display>
         <units>Branches</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CACHE_MAINTENANCE_OP</mtiSrcName>
         <description>Cache Maintenance Operation</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CACHE_MAINTENANCE_OP</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CACHE_MAINTENANCE_OP</type>
         <display>accumulate</display>
         <units>Operation</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CCFAIL</mtiSrcName>
         <description>Conditional instruction condition check fail.</description>
         <condition></condition>
         <title>Conditional_execution</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CCFAIL</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CCFAIL</type>
         <display>accumulate</display>
         <units>Condition</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>100</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CCFAIL_UNC</mtiSrcName>
         <description>Unconditional instruction condition check fail.</description>
         <condition></condition>
         <title>Conditional_execution</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CCFAIL_UNC</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CCFAIL_UNC</type>
         <display>accumulate</display>
         <units>Condition</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>100</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CCPASS</mtiSrcName>
         <description>Conditional instruction condition check pass.</description>
         <condition></condition>
         <title>Conditional_execution</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CCPASS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CCPASS</type>
         <display>accumulate</display>
         <units>Condition</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>100</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CCPASS_UNC</mtiSrcName>
         <description>Unconditional instruction condition check pass.</description>
         <condition></condition>
         <title>Conditional_execution</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CCPASS_UNC</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CCPASS_UNC</type>
         <display>accumulate</display>
         <units>Condition</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>100</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CORE_LOADS</mtiSrcName>
         <description>Processor load accesses.</description>
         <condition></condition>
         <title>Load_Stores</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CORE_LOADS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CORE_LOADS</type>
         <display>accumulate</display>
         <units>Load</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>CORE_STORES</mtiSrcName>
         <description>Processor store accesses.</description>
         <condition></condition>
         <title>Load_Stores</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.CORE_STORES</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.CORE_STORES</type>
         <display>accumulate</display>
         <units>Store</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0</component>
         <mtiSrcName>EXCEPTION</mtiSrcName>
         <description>Exception taken.</description>
         <condition></condition>
         <title>Exceptions</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.EXCEPTION</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.EXCEPTION</type>
         <display>accumulate</display>
         <units>Exception</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.UTLB</component>
         <mtiSrcName>MMU_TLB_CONFLICT</mtiSrcName>
         <description>TLB conflict.</description>
         <condition></condition>
         <title>TLB</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_CONFLICT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_CONFLICT</type>
         <display>accumulate</display>
         <units>Conflict</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.UTLB</component>
         <mtiSrcName>MMU_TLB_EVICT</mtiSrcName>
         <description>TLB evict.</description>
         <condition></condition>
         <title>TLB</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_EVICT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_EVICT</type>
         <display>accumulate</display>
         <units>Eviction</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.UTLB</component>
         <mtiSrcName>MMU_TLB_FILL</mtiSrcName>
         <description>TLB fill.</description>
         <condition></condition>
         <title>TLB</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_FILL</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_FILL</type>
         <display>accumulate</display>
         <units>Fill</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.UTLB</component>
         <mtiSrcName>MMU_TLB_FLUSH</mtiSrcName>
         <description>TLB flush.</description>
         <condition></condition>
         <title>TLB</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_FLUSH</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_FLUSH</type>
         <display>accumulate</display>
         <units>Flush</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.UTLB</component>
         <mtiSrcName>MMU_TLB_HIT</mtiSrcName>
         <description>TLB accesses hit.</description>
         <condition></condition>
         <title>TLB</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_HIT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_HIT</type>
         <display>accumulate</display>
         <units>Hit</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.UTLB</component>
         <mtiSrcName>MMU_TLB_MISS</mtiSrcName>
         <description>TLB access miss.</description>
         <condition></condition>
         <title>TLB</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_MISS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.UTLB.MMU_TLB_MISS</type>
         <display>accumulate</display>
         <units>Miss</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>ALLOC_LINEFILL</mtiSrcName>
         <description>The system allocated a complete line fill into the RAMs. This happens when the cache has to read the data for a line fill from potentially upstream or downstream.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ALLOC_LINEFILL</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ALLOC_LINEFILL</type>
         <display>accumulate</display>
         <units>Alloc</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>ALLOC_WRITE</mtiSrcName>
         <description>The system allocated a complete line write into the RAMs. This happens when the cache receives a complete cache line write. It need not read from anywhere.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ALLOC_WRITE</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ALLOC_WRITE</type>
         <display>accumulate</display>
         <units>Alloc</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>CACHE_READ_HIT</mtiSrcName>
         <description>Read access cache hit. Note that this trace source causes a large slowdown in the simulation.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_READ_HIT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_READ_HIT</type>
         <display>accumulate</display>
         <units>Hit</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>CACHE_READ_MISS</mtiSrcName>
         <description>Read access cache miss.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_READ_MISS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_READ_MISS</type>
         <display>accumulate</display>
         <units>Miss</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>CACHE_WRITE_HIT</mtiSrcName>
         <description>Write access cache hit. Note that this trace source causes a large slowdown in the simulation.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_WRITE_HIT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_WRITE_HIT</type>
         <display>accumulate</display>
         <units>Hit</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>CACHE_WRITE_MISS</mtiSrcName>
         <description>Write access cache miss.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_WRITE_MISS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.CACHE_WRITE_MISS</type>
         <display>accumulate</display>
         <units>Miss</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>ENTRY_BECOMES_INVALID</mtiSrcName>
         <description>An entry is now invalid. The cause could be any reason.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ENTRY_BECOMES_INVALID</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ENTRY_BECOMES_INVALID</type>
         <display>accumulate</display>
         <units>Entry</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>ENTRY_SET_DIRTY</mtiSrcName>
         <description>Entry change, clean/dirty.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ENTRY_SET_DIRTY</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.ENTRY_SET_DIRTY</type>
         <display>accumulate</display>
         <units>Entry</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>EVICTION</mtiSrcName>
         <description>A line was evicted from the cache</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.EVICTION</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.EVICTION</type>
         <display>accumulate</display>
         <units>Eviction</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>IMPRECISE_ABORT</mtiSrcName>
         <description>An operation produced an imprecise abort. Usually this is a WriteBack/WriteClean operation receiving an error response.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.IMPRECISE_ABORT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.IMPRECISE_ABORT</type>
         <display>accumulate</display>
         <units>Abort</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache</component>
         <mtiSrcName>MAINTENANCE_INVALIDATE_ALL</mtiSrcName>
         <description>A cache maintenance invalidate-all operation occurred.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.MAINTENANCE_INVALIDATE_ALL</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1dcache.MAINTENANCE_INVALIDATE_ALL</type>
         <display>accumulate</display>
         <units>Invalidation</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>ALLOC_LINEFILL</mtiSrcName>
         <description>The system allocated a complete line fill into the RAMs. This happens when the cache has to read the data for a line fill from potentially upstream or downstream.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ALLOC_LINEFILL</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ALLOC_LINEFILL</type>
         <display>accumulate</display>
         <units>Alloc</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>ALLOC_WRITE</mtiSrcName>
         <description>The system allocated a complete line write into the RAMs. This happens when the cache receives a complete cache line write. It need not read from anywhere.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ALLOC_WRITE</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ALLOC_WRITE</type>
         <display>accumulate</display>
         <units>Alloc</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>CACHE_READ_HIT</mtiSrcName>
         <description>Read access cache hit. Note that this trace source causes a large slowdown in the simulation.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_READ_HIT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_READ_HIT</type>
         <display>accumulate</display>
         <units>Hit</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>CACHE_READ_MISS</mtiSrcName>
         <description>Read access cache miss.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_READ_MISS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_READ_MISS</type>
         <display>accumulate</display>
         <units>Miss</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>CACHE_WRITE_HIT</mtiSrcName>
         <description>Write access cache hit. Note that this trace source causes a large slowdown in the simulation.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_WRITE_HIT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_WRITE_HIT</type>
         <display>accumulate</display>
         <units>Hit</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>CACHE_WRITE_MISS</mtiSrcName>
         <description>Write access cache miss.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_WRITE_MISS</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.CACHE_WRITE_MISS</type>
         <display>accumulate</display>
         <units>Miss</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>ENTRY_BECOMES_INVALID</mtiSrcName>
         <description>An entry is now invalid. The cause could be any reason.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ENTRY_BECOMES_INVALID</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ENTRY_BECOMES_INVALID</type>
         <display>accumulate</display>
         <units>Entry</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>ENTRY_SET_DIRTY</mtiSrcName>
         <description>Entry change, clean/dirty.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ENTRY_SET_DIRTY</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.ENTRY_SET_DIRTY</type>
         <display>accumulate</display>
         <units>Entry</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>EVICTION</mtiSrcName>
         <description>A line was evicted from the cache</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.EVICTION</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.EVICTION</type>
         <display>accumulate</display>
         <units>Eviction</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>IMPRECISE_ABORT</mtiSrcName>
         <description>An operation produced an imprecise abort. Usually this is a WriteBack/WriteClean operation receiving an error response.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.IMPRECISE_ABORT</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.IMPRECISE_ABORT</type>
         <display>accumulate</display>
         <units>Abort</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
      <basicSource>
         <component>FVP_Base_AEMv8A.cluster0.cpu0.l1icache</component>
         <mtiSrcName>MAINTENANCE_INVALIDATE_ALL</mtiSrcName>
         <description>A cache maintenance invalidate-all operation occurred.</description>
         <condition></condition>
         <title>Cache</title>
         <counterName>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.MAINTENANCE_INVALIDATE_ALL</counterName>
         <type>FVP_Base_AEMv8A.cluster0.cpu0.l1icache.MAINTENANCE_INVALIDATE_ALL</type>
         <display>accumulate</display>
         <units>Invalidation</units>
         <averageSelection>false</averageSelection>
         <perCpu>false</perCpu>
         <messageInterval>1000</messageInterval>
      </basicSource>
   </chosenSources>
   <action>GENERATE_LAUNCH_SCRIPT</action>
   <outputPath>C:\Users\odishe01\OneDrive - ARM\Projects\ACL_Profiling\ComputeLibrary_Profiling\streamline</outputPath>
   <captureOptions>
      <apcCapture>C:\Users\odishe01\OneDrive - ARM\Projects\ACL_Profiling\ComputeLibrary_Profiling\streamline\ACL18.3_BM__AEMv8a__NEON_CNN.apc</apcCapture>
      <samplingFrequencyHz>1000</samplingFrequencyHz>
   </captureOptions>
   <extraCmdArgs></extraCmdArgs>
   <fastlineXmlGenerationDir>C:\Users\odishe01\OneDrive - ARM\Projects\ACL_Profiling\ComputeLibrary_Profiling\streamline</fastlineXmlGenerationDir>
</configuration>