[{"DBLP title": "In-Datacenter Performance Analysis of a Tensor Processing Unit.", "DBLP authors": ["Norman P. Jouppi", "Cliff Young", "Nishant Patil", "David A. Patterson", "Gaurav Agrawal", "Raminder Bajwa", "Sarah Bates", "Suresh Bhatia", "Nan Boden", "Al Borchers", "Rick Boyle", "Pierre-luc Cantin", "Clifford Chao", "Chris Clark", "Jeremy Coriell", "Mike Daley", "Matt Dau", "Jeffrey Dean", "Ben Gelb", "Tara Vazir Ghaemmaghami", "Rajendra Gottipati", "William Gulland", "Robert Hagmann", "C. Richard Ho", "Doug Hogberg", "John Hu", "Robert Hundt", "Dan Hurt", "Julian Ibarz", "Aaron Jaffey", "Alek Jaworski", "Alexander Kaplan", "Harshit Khaitan", "Daniel Killebrew", "Andy Koch", "Naveen Kumar", "Steve Lacy", "James Laudon", "James Law", "Diemthu Le", "Chris Leary", "Zhuyuan Liu", "Kyle Lucke", "Alan Lundin", "Gordon MacKean", "Adriana Maggiore", "Maire Mahony", "Kieran Miller", "Rahul Nagarajan", "Ravi Narayanaswami", "Ray Ni", "Kathy Nix", "Thomas Norrie", "Mark Omernick", "Narayana Penukonda", "Andy Phelps", "Jonathan Ross", "Matt Ross", "Amir Salek", "Emad Samadiani", "Chris Severn", "Gregory Sizikov", "Matthew Snelham", "Jed Souter", "Dan Steinberg", "Andy Swing", "Mercedes Tan", "Gregory Thorson", "Bo Tian", "Horia Toma", "Erick Tuttle", "Vijay Vasudevan", "Richard Walter", "Walter Wang", "Eric Wilcox", "Doe Hyun Yoon"], "year": 2017, "MAG papers": [{"PaperId": 2606722458, "PaperTitle": "in datacenter performance analysis of a tensor processing unit", "Year": 2017, "CitationCount": 2164, "EstimatedCitation": 2995, "Affiliations": {"google": 76.0}}, {"PaperId": 2953212265, "PaperTitle": "in datacenter performance analysis of a tensor processing unit", "Year": 2017, "CitationCount": 763, "EstimatedCitation": 1196, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.", "DBLP authors": ["Swagath Venkataramani", "Ashish Ranjan", "Subarno Banerjee", "Dipankar Das", "Sasikanth Avancha", "Ashok Jagannathan", "Ajaya Durg", "Dheemanth Nagaraj", "Bharat Kaul", "Pradeep Dubey", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2626991402, "PaperTitle": "scaledeep a scalable compute architecture for learning and evaluating deep networks", "Year": 2017, "CitationCount": 155, "EstimatedCitation": 181, "Affiliations": {"purdue university": 3.0, "intel": 8.0}}], "source": "ES"}, {"DBLP title": "SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks.", "DBLP authors": ["Angshuman Parashar", "Minsoo Rhu", "Anurag Mukkara", "Antonio Puglielli", "Rangharajan Venkatesan", "Brucek Khailany", "Joel S. Emer", "Stephen W. Keckler", "William J. Dally"], "year": 2017, "MAG papers": [{"PaperId": 2952682304, "PaperTitle": "scnn an accelerator for compressed sparse convolutional neural networks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nvidia": 5.0, "stanford university": 1.0, "university of california berkeley": 1.0, "massachusetts institute of technology": 2.0}}, {"PaperId": 2625457103, "PaperTitle": "scnn an accelerator for compressed sparse convolutional neural networks", "Year": 2017, "CitationCount": 665, "EstimatedCitation": 773, "Affiliations": {"massachusetts institute of technology": 2.0, "university of california berkeley": 1.0, "nvidia": 5.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Bespoke Processors for Applications with Ultra-low Area and Power Constraints.", "DBLP authors": ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "year": 2017, "MAG papers": [{"PaperId": 3016369156, "PaperTitle": "bespoke processors for applications with ultra low area and power constraints", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2624991222, "PaperTitle": "bespoke processors for applications with ultra low area and power constraints", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of illinois at urbana champaign": 3.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A Programmable Galois Field Processor for the Internet of Things.", "DBLP authors": ["Yajing Chen", "Shengshuo Lu", "Cheng Fu", "David T. Blaauw", "Ronald Dreslinski Jr.", "Trevor N. Mudge", "Hun-Seok Kim"], "year": 2017, "MAG papers": [{"PaperId": 3210104667, "PaperTitle": "a programmable galois field processor for the internet of things", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2625937414, "PaperTitle": "a programmable galois field processor for the internet of things", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "XPro: A Cross-End Processing Architecture for Data Analytics in Wearables.", "DBLP authors": ["Aosen Wang", "Lizhong Chen", "Wenyao Xu"], "year": 2017, "MAG papers": [{"PaperId": 2625587792, "PaperTitle": "xpro a cross end processing architecture for data analytics in wearables", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university at buffalo": 2.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves.", "DBLP authors": ["Ofir Weisse", "Valeria Bertacco", "Todd M. Austin"], "year": 2017, "MAG papers": [{"PaperId": 2625154275, "PaperTitle": "regaining lost cycles with hotcalls a fast interface for sgx secure enclaves", "Year": 2017, "CitationCount": 69, "EstimatedCitation": 95, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "InvisiMem: Smart Memory Defenses for Memory Bus Side Channel.", "DBLP authors": ["Shaizeen Aga", "Satish Narayanasamy"], "year": 2017, "MAG papers": [{"PaperId": 2625689039, "PaperTitle": "invisimem smart memory defenses for memory bus side channel", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories.", "DBLP authors": ["Amro Awad", "Yipeng Wang", "Deborah Shands", "Yan Solihin"], "year": 2017, "MAG papers": [{"PaperId": 2625527027, "PaperTitle": "obfusmem a low overhead access obfuscation for trusted memories", "Year": 2017, "CitationCount": 67, "EstimatedCitation": 72, "Affiliations": {"north carolina state university": 2.0, "sandia national laboratories": 1.0, "national science foundation": 1.0}}], "source": "ES"}, {"DBLP title": "ThermoGater: Thermally-Aware On-Chip Voltage Regulation.", "DBLP authors": ["S. Karen Khatamifard", "Longfei Wang", "Weize Yu", "Sel\u00e7uk K\u00f6se", "Ulya R. Karpuzcu"], "year": 2017, "MAG papers": [{"PaperId": 2626435275, "PaperTitle": "thermogater thermally aware on chip voltage regulation", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of minnesota": 2.0, "university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP.", "DBLP authors": ["Hailong Yang", "Quan Chen", "Moeiz Riaz", "Zhongzhi Luan", "Lingjia Tang", "Jason Mars"], "year": 2017, "MAG papers": [{"PaperId": 2626985503, "PaperTitle": "powerchief intelligent power allocation for multi stage applications to improve responsiveness on power constrained cmp", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of michigan": 4.0, "beihang university": 1.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2017, "MAG papers": [{"PaperId": 2625103132, "PaperTitle": "charstar clock hierarchy aware resource scaling in tiled architectures", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems.", "DBLP authors": ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "year": 2017, "MAG papers": [{"PaperId": 2626811727, "PaperTitle": "chasing away rats semantics and evaluation for relaxed atomics on heterogeneous systems", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Hiding the Long Latency of Persist Barriers Using Speculative Execution.", "DBLP authors": ["Seunghee Shin", "James Tuck", "Yan Solihin"], "year": 2017, "MAG papers": [{"PaperId": 2626656071, "PaperTitle": "hiding the long latency of persist barriers using speculative execution", "Year": 2017, "CitationCount": 44, "EstimatedCitation": 56, "Affiliations": {"north carolina state university": 3.0}}, {"PaperId": 3003665300, "PaperTitle": "hiding the long latency of persist barriers using speculative execution", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Non-Speculative Load-Load Reordering in TSO.", "DBLP authors": ["Alberto Ros", "Trevor E. Carlson", "Mehdi Alipour", "Stefanos Kaxiras"], "year": 2017, "MAG papers": [{"PaperId": 2621996340, "PaperTitle": "non speculative load load reordering in tso", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"uppsala university": 3.0, "university of murcia": 1.0}}], "source": "ES"}, {"DBLP title": "MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation.", "DBLP authors": ["Doowon Lee", "Valeria Bertacco"], "year": 2017, "MAG papers": [{"PaperId": 2626698596, "PaperTitle": "mtracecheck validating non deterministic behavior of memory consistency models in post silicon validation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Redundant Memory Array Architecture for Efficient Selective Protection.", "DBLP authors": ["Ruohuang Zheng", "Michael C. Huang"], "year": 2017, "MAG papers": [{"PaperId": 2626846295, "PaperTitle": "redundant memory array architecture for efficient selective protection", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Clank: Architectural Support for Intermittent Computation.", "DBLP authors": ["Matthew Hicks"], "year": 2017, "MAG papers": [{"PaperId": 2626726782, "PaperTitle": "clank architectural support for intermittent computation", "Year": 2017, "CitationCount": 78, "EstimatedCitation": 105, "Affiliations": {"virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment.", "DBLP authors": ["Manolis Kaliorakis", "Dimitris Gizopoulos", "Ramon Canal", "Antonio Gonz\u00e1lez"], "year": 2017, "MAG papers": [{"PaperId": 2626574314, "PaperTitle": "merlin exploiting dynamic instruction behavior for fast and accurate microarchitecture level reliability assessment", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"national and kapodistrian university of athens": 2.0, "polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions.", "DBLP authors": ["Minesh Patel", "Jeremie S. Kim", "Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2626519144, "PaperTitle": "the reach profiler reaper enabling the mitigation of dram retention failures via profiling at aggressive conditions", "Year": 2017, "CitationCount": 120, "EstimatedCitation": 120, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Quality of Service Support for Fine-Grained Sharing on GPUs.", "DBLP authors": ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "year": 2017, "MAG papers": [{"PaperId": 2625231790, "PaperTitle": "quality of service support for fine grained sharing on gpus", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"shanghai jiao tong university": 2.0, "university of pittsburgh": 4.0}}, {"PaperId": 2999245811, "PaperTitle": "quality of service support for fine grained sharing on gpus", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accelerating GPU Hardware Transactional Memory with Snapshot Isolation.", "DBLP authors": ["Sui Chen", "Lu Peng", "Samuel Irving"], "year": 2017, "MAG papers": [{"PaperId": 2626705819, "PaperTitle": "accelerating gpu hardware transactional memory with snapshot isolation", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"louisiana state university": 3.0}}], "source": "ES"}, {"DBLP title": "Decoupled Affine Computation for SIMT GPUs.", "DBLP authors": ["Kai Wang", "Calvin Lin"], "year": 2017, "MAG papers": [{"PaperId": 2626935846, "PaperTitle": "decoupled affine computation for simt gpus", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of texas at austin": 2.0}}, {"PaperId": 3006098749, "PaperTitle": "decoupled affine computation for simt gpus", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Access Pattern-Aware Cache Management for Improving Data Utilization in GPU.", "DBLP authors": ["Gunjae Koo", "Yunho Oh", "Won Woo Ro", "Murali Annavaram"], "year": 2017, "MAG papers": [{"PaperId": 2626312854, "PaperTitle": "access pattern aware cache management for improving data utilization in gpu", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 53, "Affiliations": {"university of southern california": 2.0, "yonsei university": 2.0}}], "source": "ES"}, {"DBLP title": "MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability.", "DBLP authors": ["Akhil Arunkumar", "Evgeny Bolotin", "Benjamin Y. Cho", "Ugljesa Milic", "Eiman Ebrahimi", "Oreste Villa", "Aamer Jaleel", "Carole-Jean Wu", "David W. Nellans"], "year": 2017, "MAG papers": [{"PaperId": 2625200202, "PaperTitle": "mcm gpu multi chip module gpus for continued performance scalability", "Year": 2017, "CitationCount": 106, "EstimatedCitation": 146, "Affiliations": {"polytechnic university of catalonia": 1.0, "arizona state university": 2.0, "nvidia": 5.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "EDDIE: EM-Based Detection of Deviations in Program Execution.", "DBLP authors": ["Alireza Nazari", "Nader Sehatbakhsh", "Monjur Alam", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2017, "MAG papers": [{"PaperId": 2625110865, "PaperTitle": "eddie em based detection of deviations in program execution", "Year": 2017, "CitationCount": 61, "EstimatedCitation": 103, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks.", "DBLP authors": ["Mengjia Yan", "Bhargava Gopireddy", "Thomas Shull", "Josep Torrellas"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures.", "DBLP authors": ["Zhaoxia Deng", "Ariel Feldman", "Stuart A. Kurtz", "Frederic T. Chong"], "year": 2017, "MAG papers": [{"PaperId": 2625365723, "PaperTitle": "lemonade from lemons harnessing device wearout to create limited use security architectures", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california santa barbara": 1.0, "university of chicago": 3.0}}], "source": "ES"}, {"DBLP title": "LogCA: A High-Level Performance Model for Hardware Accelerators.", "DBLP authors": ["Muhammad Shoaib Bin Altaf", "David A. Wood"], "year": 2017, "MAG papers": [{"PaperId": 2626874786, "PaperTitle": "logca a high level performance model for hardware accelerators", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of wisconsin madison": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Plasticine: A Reconfigurable Architecture For Parallel Paterns.", "DBLP authors": ["Raghu Prabhakar", "Yaqi Zhang", "David Koeplinger", "Matthew Feldman", "Tian Zhao", "Stefan Hadjis", "Ardavan Pedram", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2017, "MAG papers": [{"PaperId": 2626211758, "PaperTitle": "plasticine a reconfigurable architecture for parallel paterns", "Year": 2017, "CitationCount": 119, "EstimatedCitation": 133, "Affiliations": {"stanford university": 9.0}}], "source": "ES"}, {"DBLP title": "A Programmable Hardware Accelerator for Simulating Dynamical Systems.", "DBLP authors": ["Jaeha Kung", "Yun Long", "Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2626817408, "PaperTitle": "a programmable hardware accelerator for simulating dynamical systems", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Stream-Dataflow Acceleration.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Newsha Ardalani", "Karthikeyan Sankaralingam"], "year": 2017, "MAG papers": [{"PaperId": 2998570630, "PaperTitle": "stream dataflow acceleration", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2626953429, "PaperTitle": "stream dataflow acceleration", "Year": 2017, "CitationCount": 57, "EstimatedCitation": 108, "Affiliations": {"university of california los angeles": 1.0, "university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Translation Coherence for Virtualized Systems.", "DBLP authors": ["Zi Yan", "J\u00e1n Vesel\u00fd", "Guilherme Cox", "Abhishek Bhattacharjee"], "year": 2017, "MAG papers": [{"PaperId": 2952259253, "PaperTitle": "hardware translation coherence for virtualized systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"rutgers university": 4.0}}, {"PaperId": 2581371485, "PaperTitle": "hardware translation coherence for virtualized systems", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"rutgers university": 4.0}}, {"PaperId": 3004310358, "PaperTitle": "hardware translation coherence for virtualized systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations.", "DBLP authors": ["Chang Hyun Park", "Taekyung Heo", "Jungi Jeong", "Jaehyuk Huh"], "year": 2017, "MAG papers": [{"PaperId": 2626757163, "PaperTitle": "hybrid tlb coalescing improving tlb translation coverage under diverse fragmented memory allocations", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 63, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Do-It-Yourself Virtual Memory Translation.", "DBLP authors": ["Hanna Alam", "Tianhao Zhang", "Mattan Erez", "Yoav Etsion"], "year": 2017, "MAG papers": [{"PaperId": 2626823825, "PaperTitle": "do it yourself virtual memory translation", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": {"technion israel institute of technology": 2.0, "university of texas at austin": 2.0}}, {"PaperId": 2996890173, "PaperTitle": "do it yourself virtual memory translation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB.", "DBLP authors": ["Jee Ho Ryoo", "Nagendra Gulur", "Shuang Song", "Lizy K. John"], "year": 2017, "MAG papers": [{"PaperId": 2625932461, "PaperTitle": "rethinking tlb designs in virtualized environments a very large part of memory tlb", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 60, "Affiliations": {"university of texas at austin": 3.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Language-level persistency.", "DBLP authors": ["Aasheesh Kolli", "Vaibhav Gogte", "Ali G. Saidi", "Stephan Diestelhorst", "Peter M. Chen", "Satish Narayanasamy", "Thomas F. Wenisch"], "year": 2017, "MAG papers": [{"PaperId": 2625240777, "PaperTitle": "language level persistency", "Year": 2017, "CitationCount": 63, "EstimatedCitation": 97, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "ShortCut: Architectural Support for Fast Object Access in Scripting Languages.", "DBLP authors": ["Jiho Choi", "Thomas Shull", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Josep Torrellas"], "year": 2017, "MAG papers": [{"PaperId": 2625141094, "PaperTitle": "shortcut architectural support for fast object access in scripting languages", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Architectural Support for Server-Side PHP Processing.", "DBLP authors": ["Dibakar Gope", "David J. Schlais", "Mikko H. Lipasti"], "year": 2017, "MAG papers": [{"PaperId": 2734277621, "PaperTitle": "architectural support for server side php processing", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter.", "DBLP authors": ["Sudarsun Kannan", "Ada Gavrilovska", "Vishal Gupta", "Karsten Schwan"], "year": 2017, "MAG papers": [{"PaperId": 2724362854, "PaperTitle": "heteroos os design for heterogeneous memory management in datacenter", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 78, "Affiliations": {"georgia institute of technology": 2.0, "vmware": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Maximizing CNN Accelerator Efficiency Through Resource Partitioning.", "DBLP authors": ["Yongming Shen", "Michael Ferdman", "Peter A. Milder"], "year": 2017, "MAG papers": [{"PaperId": 2466675884, "PaperTitle": "maximizing cnn accelerator efficiency through resource partitioning", "Year": 2017, "CitationCount": 212, "EstimatedCitation": 225, "Affiliations": {"stony brook university": 3.0}}, {"PaperId": 2997828269, "PaperTitle": "maximizing cnn accelerator efficiency through resource partitioning", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism.", "DBLP authors": ["Jiecao Yu", "Andrew Lukefahr", "David J. Palframan", "Ganesh S. Dasika", "Reetuparna Das", "Scott A. Mahlke"], "year": 2017, "MAG papers": [{"PaperId": 2657126969, "PaperTitle": "scalpel customizing dnn pruning to the underlying hardware parallelism", "Year": 2017, "CitationCount": 262, "EstimatedCitation": 319, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent.", "DBLP authors": ["Christopher De Sa", "Matthew Feldman", "Christopher R\u00e9", "Kunle Olukotun"], "year": 2017, "MAG papers": [{"PaperId": 2647836899, "PaperTitle": "understanding and optimizing asynchronous low precision stochastic gradient descent", "Year": 2017, "CitationCount": 105, "EstimatedCitation": 138, "Affiliations": {"stanford university": 4.0}}], "source": "ES"}, {"DBLP title": "Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.", "DBLP authors": ["Zhaoshi Li", "Leibo Liu", "Yangdong Deng", "Shouyi Yin", "Yao Wang", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 3004550838, "PaperTitle": "aggressive pipelining of irregular applications on reconfigurable hardware", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2731158738, "PaperTitle": "aggressive pipelining of irregular applications on reconfigurable hardware", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism.", "DBLP authors": ["Suvinay Subramanian", "Mark C. Jeffrey", "Maleen Abeydeera", "Hyun Ryong Lee", "Victor A. Ying", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2017, "MAG papers": [{"PaperId": 2721246439, "PaperTitle": "fractal an execution model for fine grain nested speculative parallelism", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"massachusetts institute of technology": 7.0}}], "source": "ES"}, {"DBLP title": "Parallel Automata Processor.", "DBLP authors": ["Arun Subramaniyan", "Reetuparna Das"], "year": 2017, "MAG papers": [{"PaperId": 2728529009, "PaperTitle": "parallel automata processor", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM.", "DBLP authors": ["Rajat Kateja", "Anirudh Badam", "Sriram Govindan", "Bikash Sharma", "Greg Ganger"], "year": 2017, "MAG papers": [{"PaperId": 2606353336, "PaperTitle": "viyojit decoupling battery and dram capacities for battery backed dram", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"microsoft": 3.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "DICE: Compressing DRAM Caches for Bandwidth and Capacity.", "DBLP authors": ["Vinson Young", "Prashant J. Nair", "Moinuddin K. Qureshi"], "year": 2017, "MAG papers": [{"PaperId": 2730965233, "PaperTitle": "dice compressing dram caches for bandwidth and capacity", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Mondrian Data Engine.", "DBLP authors": ["Mario Drumond", "Alexandros Daglis", "Nooshin Sadat Mirzadeh", "Dmitrii Ustiugov", "Javier Picorel", "Babak Falsafi", "Boris Grot", "Dionisios N. Pnevmatikatos"], "year": 2017, "MAG papers": [{"PaperId": 2616915022, "PaperTitle": "the mondrian data engine", "Year": 2017, "CitationCount": 62, "EstimatedCitation": 82, "Affiliations": {"ecole polytechnique federale de lausanne": 6.0, "university of edinburgh": 1.0}}, {"PaperId": 2997464342, "PaperTitle": "the mondrian data engine", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Jenga: Software-Defined Cache Hierarchies.", "DBLP authors": ["Po-An Tsai", "Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2017, "MAG papers": [{"PaperId": 2733054703, "PaperTitle": "jenga software defined cache hierarchies", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"massachusetts institute of technology": 2.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures.", "DBLP authors": ["Rahul Boyapati", "Jiayi Huang", "Pritam Majumder", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2017, "MAG papers": [{"PaperId": 2733970977, "PaperTitle": "approx noc a data approximation framework for network on chip architectures", "Year": 2017, "CitationCount": 45, "EstimatedCitation": 62, "Affiliations": {"texas a m university": 5.0}}], "source": "ES"}, {"DBLP title": "There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes.", "DBLP authors": ["Matthew Poremba", "Itir Akgun", "Jieming Yin", "Onur Kayiran", "Yuan Xie", "Gabriel H. Loh"], "year": 2017, "MAG papers": [{"PaperId": 2728809642, "PaperTitle": "there and back again optimizing the interconnect in networks of memory cubes", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"advanced micro devices": 4.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Footprint: Regulating Routing Adaptiveness in Networks-on-Chip.", "DBLP authors": ["Binzhang Fu", "John Kim"], "year": 2017, "MAG papers": [{"PaperId": 2729723649, "PaperTitle": "footprint regulating routing adaptiveness in networks on chip", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hewlett packard": 1.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab"], "year": 2017, "MAG papers": [{"PaperId": 2728730510, "PaperTitle": "ebda a new theory on design and verification of deadlock free interconnection networks", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}]