Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
CASE Implementation Style          : Full-Parallel
Mux Extraction                     : Yes
Resource Sharing                   : NO

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : NO
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/SpinLink2/Output3.vhd" in Library work.
Entity <output3> compiled.
Entity <output3> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/SpinLink2/Input2.vhd" in Library work.
Architecture behavioral of Entity input2 is up to date.
Compiling vhdl file "D:/SpinLink2/main.vhf" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Output3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Input2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <Output3> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/SpinLink2/Output3.vhd" line 100: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA_IN>, <DATA_BUFFER>
Entity <Output3> analyzed. Unit <Output3> generated.

Analyzing Entity <Input2> in library <work> (Architecture <behavioral>).
Entity <Input2> analyzed. Unit <Input2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Output3>.
    Related source file is "D:/SpinLink2/Output3.vhd".
WARNING:Xst:1780 - Signal <NIBBLE2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NDAV> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NACK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_NIBBLE_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_NIBBLE_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_NIBBLE_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_NIBBLE_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BSY>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_NIBBLE_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <BSY_CLEAR>.
    Found 1-bit register for signal <BSY_SET>.
    Found 9-bit register for signal <DATA_BUFFER>.
    Found 7-bit register for signal <NIBBLE>.
    Found 1-bit register for signal <SEND1>.
    Found 1-bit register for signal <SEND2>.
    Found 1-bit register for signal <SEND_CLEAR>.
    Found 1-bit xor2 for signal <SEND_EN>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Output3> synthesized.


Synthesizing Unit <Input2>.
    Related source file is "D:/SpinLink2/Input2.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <DAV_BUFFER>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 9-bit latch for signal <DATA_OUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ACK_STATUS2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_BUFFER_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DAV_SET>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <NIBBLE_BUFFER>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <DECODED_NIBBLE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <ACK_BUFFER>.
    Found 1-bit register for signal <ACK_STATUS1>.
    Found 1-bit register for signal <BUFFERED_SET>.
    Found 1-bit register for signal <DAV_CLEAR>.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0000> created at line 193.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0001> created at line 193.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0002> created at line 193.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0003> created at line 193.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0004> created at line 193.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0005> created at line 193.
    Found 1-bit xor2 for signal <DECODED_STAT$xor0006> created at line 193.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   7 Xor(s).
Unit <Input2> synthesized.


Synthesizing Unit <main>.
    Related source file is "D:/SpinLink2/main.vhf".
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 17
 1-bit register                                        : 16
 9-bit register                                        : 1
# Latches                                              : 23
 1-bit latch                                           : 20
 5-bit latch                                           : 1
 7-bit latch                                           : 1
 9-bit latch                                           : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15
# Latches                                              : 23
 1-bit latch                                           : 20
 5-bit latch                                           : 1
 7-bit latch                                           : 1
 9-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit Input2 : the following signal(s) form a combinatorial loop: DECODED_STAT, DECODED_NIBBLE_0_0_not0000, CLEAR_BUFFER.

Optimizing unit <main> ...

Optimizing unit <Output3> ...

Optimizing unit <Input2> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : NO
wysiwyg                            : NO

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 444
#      AND2                        : 126
#      AND3                        : 39
#      AND4                        : 3
#      GND                         : 2
#      INV                         : 187
#      OR2                         : 66
#      OR3                         : 6
#      OR4                         : 4
#      VCC                         : 2
#      XOR2                        : 9
# FlipFlops/Latches                : 66
#      FD                          : 8
#      FDC                         : 3
#      FDD                         : 9
#      FDDC                        : 4
#      FDP                         : 1
#      LD                          : 31
#      LDC                         : 3
#      LDCP                        : 6
#      LDP                         : 1
# IO Buffers                       : 38
#      IBUF                        : 19
#      OBUF                        : 19
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.93 secs
 
--> 

Total memory usage is 264176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    0 (   0 filtered)

