# reading modelsim.ini
# Loading project frequencyDivisor
vsim work.frequencyDivisor -t ns
# vsim work.frequencyDivisor -t ns 
# Start time: 14:23:58 on Aug 06,2019
# Loading work.frequencyDivisor
# Loading work.frequency_divisor
# Compile of testFrequencyDivisor.v was successful.
# Compile of frequency_divisor.v was successful.
# 2 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/frequencyDivisor/clk \
sim:/frequencyDivisor/reset \
sim:/frequencyDivisor/clk_out
force -freeze sim:/frequencyDivisor/clk 0 0, 1 {10 ns} -r 20
force -freeze sim:/frequencyDivisor/clk 0 0, 1 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# clk=0,reset=x,clk_out=x
# clk=0,reset=1,clk_out=0
# clk=1,reset=1,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# ** Note: $finish    : /home/lablenda2/Documents/Gabriel_Sa/ConsoleFPGA/testbenchs/module_frequency_divisor/testFrequencyDivisor.v(21)
#    Time: 520 ns  Iteration: 0  Instance: /frequencyDivisor
# 1
# Break in Module frequencyDivisor at /home/lablenda2/Documents/Gabriel_Sa/ConsoleFPGA/testbenchs/module_frequency_divisor/testFrequencyDivisor.v line 21
# End time: 14:26:24 on Aug 06,2019, Elapsed time: 0:02:26
# Errors: 0, Warnings: 1
