

================================================================
== Vitis HLS Report for 'rerArray'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_size" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 5 'read' 'output_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %featrue_length" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 6 'read' 'featrue_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%node_cnt_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 7 'alloca' 'node_cnt_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_size_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 8 'alloca' 'output_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 9 'alloca' 'p_read1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%featrue_length_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 10 'alloca' 'featrue_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 11 'alloca' 'p_read_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%property_input = alloca i64 1" [test2/systolic.cpp:21]   --->   Operation 12 'alloca' 'property_input' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_input = alloca i64 1" [test2/systolic.cpp:22]   --->   Operation 13 'alloca' 'weight_input' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [test2/systolic.cpp:23]   --->   Operation 14 'alloca' 'output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [2/2] (3.40ns)   --->   "%call_ln12 = call void @rerArray_Loop_compute_col_proc2, i32 %output_size_read, i32 %output, i32 %featrue_length_read, i32 %property_input, i32 %weight_input, i32 %featrue_length_c, i32 %output_size_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 15 'call' 'call_ln12' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%node_cnt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_cnt" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 16 'read' 'node_cnt_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 17 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.40ns)   --->   "%call_ln12 = call void @entry_proc, i32 %p_read_4, i32 %p_read_c, i32 %p_read_3, i32 %p_read1_c, i32 %node_cnt_read, i32 %node_cnt_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 19 'call' 'call_ln12' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln12 = call void @rerArray_Loop_compute_col_proc2, i32 %output_size_read, i32 %output, i32 %featrue_length_read, i32 %property_input, i32 %weight_input, i32 %featrue_length_c, i32 %output_size_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 20 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln12 = call void @rerArray_Loop_input_batch_proc3, i32 %node_cnt_c, i32 %output_size_c, i32 %output_data, i32 %output, i32 %featrue_length_c, i32 %p_read1_c, i32 %weight_input, i32 %p_read_c, i32 %property_input" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 21 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @node_cnt_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %node_cnt_c, i32 %node_cnt_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %node_cnt_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 23 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @output_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %output_size_c, i32 %output_size_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 24 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %output_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 25 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %p_read1_c, i32 %p_read1_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 26 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 27 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @featrue_length_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %featrue_length_c, i32 %featrue_length_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 28 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 29 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %p_read_c, i32 %p_read_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 30 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 31 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @property_input_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %property_input, i32 %property_input" [test2/systolic.cpp:21]   --->   Operation 33 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [test2/systolic.cpp:21]   --->   Operation 34 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @weight_input_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %weight_input, i32 %weight_input" [test2/systolic.cpp:22]   --->   Operation 35 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [test2/systolic.cpp:22]   --->   Operation 36 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @output_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %output, i32 %output" [test2/systolic.cpp:23]   --->   Operation 37 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 %output, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [test2/systolic.cpp:23]   --->   Operation 38 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.77ns)   --->   "%call_ln12 = call void @rerArray_Loop_input_batch_proc3, i32 %node_cnt_c, i32 %output_size_c, i32 %output_data, i32 %output, i32 %featrue_length_c, i32 %p_read1_c, i32 %weight_input, i32 %p_read_c, i32 %property_input" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 39 'call' 'call_ln12' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [test2/systolic.cpp:72]   --->   Operation 40 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read operation ('output_size_read', /home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) on port 'output_size' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) [8]  (0 ns)
	'call' operation ('call_ln12', /home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) to 'rerArray_Loop_compute_col_proc2' [38]  (3.4 ns)

 <State 2>: 3.4ns
The critical path consists of the following:
	wire read operation ('node_cnt_read', /home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) on port 'node_cnt' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) [7]  (0 ns)
	'call' operation ('call_ln12', /home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) to 'entry_proc' [37]  (3.4 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 2.77ns
The critical path consists of the following:
	'call' operation ('call_ln12', /home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12) to 'rerArray_Loop_input_batch_proc3' [39]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
