# ECE 571 DSP Project

This SystemVerilog design can translate bursts of ADC readings of a BFSK signal and stores them in a buffer. This buffer can be read via an I2C interface.
