{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666830641102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666830641102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 21:30:40 2022 " "Processing started: Wed Oct 26 21:30:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666830641102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666830641102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666830641102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1666830641774 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pcihellocore.qsys " "Elaborating Qsys system entity \"pcihellocore.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830641930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Loading pcihello_restored/pcihellocore.qsys " "2022.10.26.21:30:43 Progress: Loading pcihello_restored/pcihellocore.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Reading input file " "2022.10.26.21:30:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Adding hexport \[altera_avalon_pio 14.0\] " "2022.10.26.21:30:43 Progress: Adding hexport \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Parameterizing module hexport " "2022.10.26.21:30:43 Progress: Parameterizing module hexport" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Adding inport \[altera_avalon_pio 14.0\] " "2022.10.26.21:30:43 Progress: Adding inport \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Parameterizing module inport " "2022.10.26.21:30:43 Progress: Parameterizing module inport" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:43 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 14.0\] " "2022.10.26.21:30:43 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830643774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Parameterizing module pcie_hard_ip_0 " "2022.10.26.21:30:47 Progress: Parameterizing module pcie_hard_ip_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Adding ledR \[altera_avalon_pio 14.0\] " "2022.10.26.21:30:47 Progress: Adding ledR \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Parameterizing module ledR " "2022.10.26.21:30:47 Progress: Parameterizing module ledR" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Adding butao \[altera_avalon_pio 14.0\] " "2022.10.26.21:30:47 Progress: Adding butao \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Parameterizing module butao " "2022.10.26.21:30:47 Progress: Parameterizing module butao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Adding display \[altera_avalon_pio 14.0\] " "2022.10.26.21:30:47 Progress: Adding display \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Parameterizing module display " "2022.10.26.21:30:47 Progress: Parameterizing module display" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Adding ledG \[altera_avalon_pio 14.0\] " "2022.10.26.21:30:47 Progress: Adding ledG \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Parameterizing module ledG " "2022.10.26.21:30:47 Progress: Parameterizing module ledG" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Building connections " "2022.10.26.21:30:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Parameterizing connections " "2022.10.26.21:30:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:47 Progress: Validating " "2022.10.26.21:30:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830647586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:30:48 Progress: Done reading input file " "2022.10.26.21:30:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcihellocore: There are recommended upgrades for: pcie_hard_ip_0 " "Pcihellocore.pcihellocore: There are recommended upgrades for: pcie_hard_ip_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648899 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcihellocore: Module dependency loop involving: \"hexport\" (altera_avalon_pio 14.0), \"pcie_hard_ip_0\" (altera_pcie_hard_ip 14.0) " "Pcihellocore.pcihellocore: Module dependency loop involving: \"hexport\" (altera_avalon_pio 14.0), \"pcie_hard_ip_0\" (altera_pcie_hard_ip 14.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.inport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.inport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address " "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 14.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 14.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15 " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1 " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.butao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.butao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver " "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830648914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH " "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830650773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport: Starting RTL generation for module 'pcihellocore_hexport' " "Hexport: Starting RTL generation for module 'pcihellocore_hexport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830655695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_hexport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0002_hexport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0002_hexport_gen//pcihellocore_hexport_component_configuration.pl  --do_build_sim=0  \] " "Hexport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_hexport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0002_hexport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0002_hexport_gen//pcihellocore_hexport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830655695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport: Done RTL generation for module 'pcihellocore_hexport' " "Hexport: Done RTL generation for module 'pcihellocore_hexport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830655991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport: \"pcihellocore\" instantiated altera_avalon_pio \"hexport\" " "Hexport: \"pcihellocore\" instantiated altera_avalon_pio \"hexport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830656007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: Starting RTL generation for module 'pcihellocore_inport' " "Inport: Starting RTL generation for module 'pcihellocore_inport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830656038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_inport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0003_inport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0003_inport_gen//pcihellocore_inport_component_configuration.pl  --do_build_sim=0  \] " "Inport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_inport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0003_inport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_4085955898082465216.dir/0003_inport_gen//pcihellocore_inport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830656038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: Done RTL generation for module 'pcihellocore_inport' " "Inport: Done RTL generation for module 'pcihellocore_inport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830656319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: \"pcihellocore\" instantiated altera_avalon_pio \"inport\" " "Inport: \"pcihellocore\" instantiated altera_avalon_pio \"inport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830656335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\" " "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830656567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pcihellocore\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pcihellocore\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pcihellocore\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pcihellocore\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pcihellocore\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pcihellocore\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcihellocore_pcie_hard_ip_0_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcihellocore_pcie_hard_ip_0_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830658237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_hard_ip_0_bar0_translator\" " "Pcie_hard_ip_0_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_hard_ip_0_bar0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pcie_hard_ip_0_cra_translator\" " "Pcie_hard_ip_0_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pcie_hard_ip_0_cra_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_hard_ip_0_bar0_agent\" " "Pcie_hard_ip_0_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_hard_ip_0_bar0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pcie_hard_ip_0_cra_agent\" " "Pcie_hard_ip_0_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pcie_hard_ip_0_cra_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pcie_hard_ip_0_cra_agent_rsp_fifo\" " "Pcie_hard_ip_0_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pcie_hard_ip_0_cra_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"pcie_hard_ip_0_bar0_limiter\" " "Pcie_hard_ip_0_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"pcie_hard_ip_0_bar0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pcie_hard_ip_0_cra_burst_adapter\" " "Pcie_hard_ip_0_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pcie_hard_ip_0_cra_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830664987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830665112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830665127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_hard_ip_0_cra_rsp_width_adapter\" " "Pcie_hard_ip_0_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_hard_ip_0_cra_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830665143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830665143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830665159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Done \"pcihellocore\" with 26 modules, 64 files " "Pcihellocore: Done \"pcihellocore\" with 26 modules, 64 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830665159 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pcihellocore.qsys " "Finished elaborating Qsys system entity \"pcihellocore.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830666565 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pcihellocore/synthesis/pcihellocore.v " "Can't analyze file -- file pcihellocore/synthesis/pcihellocore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666830666705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_irq_mapper " "Found entity 1: pcihellocore_irq_mapper" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666721 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v " "Can't analyze file -- file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666830666721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_rsp_mux " "Found entity 1: pcihellocore_mm_interconnect_0_rsp_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_rsp_demux " "Found entity 1: pcihellocore_mm_interconnect_0_rsp_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_cmd_mux " "Found entity 1: pcihellocore_mm_interconnect_0_cmd_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_cmd_demux " "Found entity 1: pcihellocore_mm_interconnect_0_cmd_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666815 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_004_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_004_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router_004 " "Found entity 2: pcihellocore_mm_interconnect_0_router_004" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_001_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router_001 " "Found entity 2: pcihellocore_mm_interconnect_0_router_001" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router " "Found entity 2: pcihellocore_mm_interconnect_0_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666862 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v " "Can't analyze file -- file pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666830666862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666830666877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666877 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1666830666877 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1666830666877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8 " "Found entity 1: pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666940 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_pcie_hard_ip_0_altgx_internal " "Found entity 2: pcihellocore_pcie_hard_ip_0_altgx_internal" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830666987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830666987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830667049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(162) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(162): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830667049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_inport.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_inport " "Found entity 1: pcihellocore_inport" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_inport.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_inport.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_hexport.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_hexport.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_hexport " "Found entity 1: pcihellocore_hexport" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_hexport.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pcihello.v(118) " "Verilog HDL Module Instantiation warning at pcihello.v(118): ignored dangling comma in List of Port Connections" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG pcihello.v(59) " "Verilog HDL Declaration information at pcihello.v(59): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR pcihello.v(60) " "Verilog HDL Declaration information at pcihello.v(60): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihello.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihello.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihello " "Found entity 1: pcihello" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_rsp_xbar_mux " "Found entity 1: pcihellocore_rsp_xbar_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_rsp_xbar_demux " "Found entity 1: pcihellocore_rsp_xbar_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_id_router_003_default_decode " "Found entity 1: pcihellocore_id_router_003_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_id_router_003 " "Found entity 2: pcihellocore_id_router_003" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_id_router_default_decode " "Found entity 1: pcihellocore_id_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_id_router " "Found entity 2: pcihellocore_id_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_cmd_xbar_demux " "Found entity 1: pcihellocore_cmd_xbar_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_addr_router_default_decode " "Found entity 1: pcihellocore_addr_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_addr_router " "Found entity 2: pcihellocore_addr_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/pcihellocore.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcihellocore/pcihellocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore " "Found entity 1: pcihellocore" {  } { { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_default_burst_converter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667190 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667190 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667205 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667221 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667221 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667237 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667252 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_synchronizer.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667299 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667315 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667330 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pipe_interface.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pipe_interface.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pipe_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pipe_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667362 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_100_250.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_100_250.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pll_100_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pll_100_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667377 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_125_250.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_125_250.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pll_125_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pll_125_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667377 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_rs_serdes.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_rs_serdes.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_rs_serdes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_rs_serdes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667393 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_clksync.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_clksync.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_clksync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_clksync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667393 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_lite_app.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_lite_app.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_lite_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_lite_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667408 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667424 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667440 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667440 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_app.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_app.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667455 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667471 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667487 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667487 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667502 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667565 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667580 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_hexport.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_hexport.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_hexport.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_hexport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_inport.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_inport.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_inport.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_inport.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_inport.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_inport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667612 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0 " "Found entity 1: pcihellocore_mm_interconnect_0" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_pcie_hard_ip_0 " "Found entity 1: pcihellocore_pcie_hard_ip_0" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830667737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667737 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830667799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830667799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830667799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcihello " "Elaborating entity \"pcihello\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666830668799 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCIE_TX_P\[1\] pcihello.v(80) " "Output port \"PCIE_TX_P\[1\]\" at pcihello.v(80) has no driver" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830668815 "|pcihello"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore pcihellocore:u0 " "Elaborating entity \"pcihellocore\" for hierarchy \"pcihellocore:u0\"" {  } { { "pcihello.v" "u0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830668846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_hexport pcihellocore:u0\|pcihellocore_hexport:hexport " "Elaborating entity \"pcihellocore_hexport\" for hierarchy \"pcihellocore:u0\|pcihellocore_hexport:hexport\"" {  } { { "db/ip/pcihellocore/pcihellocore.v" "hexport" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830668893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_inport pcihellocore:u0\|pcihellocore_inport:inport " "Elaborating entity \"pcihellocore_inport\" for hierarchy \"pcihellocore:u0\|pcihellocore_inport:inport\"" {  } { { "db/ip/pcihellocore/pcihellocore.v" "inport" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830668924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_pcie_hard_ip_0 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0 " "Elaborating entity \"pcihellocore_pcie_hard_ip_0\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\"" {  } { { "db/ip/pcihellocore/pcihellocore.v" "pcie_hard_ip_0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830668955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "pcie_internal_hip" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669033 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830669065 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_st_ready_reg altpciexpav_stif_app.v(280) " "Verilog HDL or VHDL warning at altpciexpav_stif_app.v(280): object \"tx_st_ready_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669127 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ltssm_state_reg altpciexpav_stif_app.v(326) " "Verilog HDL or VHDL warning at altpciexpav_stif_app.v(326): object \"ltssm_state_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669127 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(266) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(266): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669127 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(412) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(412): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 412 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830669127 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpl_eop altpciexpav_stif_rx.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx.v(167): object \"cpl_eop\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669158 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrdat_preread altpciexpav_stif_rx_cntrl.v(202) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(202): object \"wrdat_preread\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpldat_preread altpciexpav_stif_rx_cntrl.v(204) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(204): object \"cpldat_preread\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_pndgtxrd_rise altpciexpav_stif_rx_cntrl.v(208) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(208): object \"ld_pndgtxrd_rise\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpldone altpciexpav_stif_rx_cntrl.v(209) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(209): object \"cpldone\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpl_err_reg altpciexpav_stif_rx_cntrl.v(225) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(225): object \"cpl_err_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcnt_reg altpciexpav_stif_rx_cntrl.v(227) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(227): object \"bcnt_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr altpciexpav_stif_rx_cntrl.v(277) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(277): object \"rd_addr\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unsupported_rd_size altpciexpav_stif_rx_cntrl.v(278) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(278): object \"unsupported_rd_size\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_payload_size altpciexpav_stif_rx_cntrl.v(281) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(281): object \"max_payload_size\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdtag altpciexpav_stif_rx_cntrl.v(307) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(307): object \"rdtag\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cplwait altpciexpav_stif_rx_cntrl.v(308) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(308): object \"cplwait\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_rx_cntrl.v(647) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(647): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_rx_cntrl.v(648) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(648): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(646) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(646): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 646 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_rx_cntrl.v(659) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(659): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1006) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1006): truncated value with size 32 to match size of target (6)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830669190 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669330 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830669330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830669408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830669408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830669471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830669471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_n2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830669596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830669596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830669690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830669690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830669799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830669799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830669799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830670861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830670861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830670861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830670940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830670940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830670940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830670971 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830670986 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830670986 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671033 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830671033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_r2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_cpl_reg altpciexpav_stif_rx_resp.v(60) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_resp.v(60): object \"valid_cpl_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671315 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpciexpav_stif_rx_resp.v(186) " "Verilog HDL assignment warning at altpciexpav_stif_rx_resp.v(186): truncated value with size 32 to match size of target (3)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671315 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_resp.v(198) " "Verilog HDL assignment warning at altpciexpav_stif_rx_resp.v(198): truncated value with size 32 to match size of target (6)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671315 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671408 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830671408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrdat_fifo_full altpciexpav_stif_tx.v(184) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx.v(184): object \"wrdat_fifo_full\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671549 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_empty_reg altpciexpav_stif_tx.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx.v(196): object \"cmd_fifo_empty_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671549 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mid_wr_header altpciexpav_stif_txavl_cntrl.v(117) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(117): object \"mid_wr_header\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hi_be_zero altpciexpav_stif_txavl_cntrl.v(119) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(119): object \"hi_be_zero\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "low_be_zero altpciexpav_stif_txavl_cntrl.v(120) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(120): object \"low_be_zero\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag altpciexpav_stif_txavl_cntrl.v(132) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(132): object \"tag\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avlburst_one_reg altpciexpav_stif_txavl_cntrl.v(156) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(156): object \"avlburst_one_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrdbusy_reg altpciexpav_stif_txavl_cntrl.v(160) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(160): object \"txrdbusy_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_rd_pipe altpciexpav_stif_txavl_cntrl.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(169): object \"sm_rd_pipe\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "burst_data_reg altpciexpav_stif_txavl_cntrl.v(178) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(178): object \"burst_data_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_ready_ok_reg altpciexpav_stif_txavl_cntrl.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(196): object \"to_ready_ok_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altpciexpav_stif_txavl_cntrl.v(368) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(368): truncated value with size 32 to match size of target (15)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altpciexpav_stif_txavl_cntrl.v(403) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(403): truncated value with size 32 to match size of target (13)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(493) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(493): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 493 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpciexpav_stif_txavl_cntrl.v(512) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(512): truncated value with size 32 to match size of target (3)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altpciexpav_stif_txavl_cntrl.v(564) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(564): truncated value with size 8 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altpciexpav_stif_txavl_cntrl.v(572) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(572): truncated value with size 8 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altpciexpav_stif_txavl_cntrl.v(665) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(665): truncated value with size 10 to match size of target (3)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_txavl_cntrl.v(710) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(710): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671580 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671627 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830671627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_52e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830671815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830671815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671924 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671924 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_done altpciexpav_stif_txresp_cntrl.v(82) " "Verilog HDL or VHDL warning at altpciexpav_stif_txresp_cntrl.v(82): object \"sm_done\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "over_rd_bytes_reg altpciexpav_stif_txresp_cntrl.v(124) " "Verilog HDL or VHDL warning at altpciexpav_stif_txresp_cntrl.v(124): object \"over_rd_bytes_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 altpciexpav_stif_txresp_cntrl.v(301) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(301): truncated value with size 13 to match size of target (12)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_txresp_cntrl.v(350) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(350): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "payload_limit_cntr altpciexpav_stif_txresp_cntrl.v(345) " "Verilog HDL Always Construct warning at altpciexpav_stif_txresp_cntrl.v(345): inferring latch(es) for variable \"payload_limit_cntr\", which holds its previous value in one or more paths through the always construct" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_txresp_cntrl.v(361) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(361): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_txresp_cntrl.v(363) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(363): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(419) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(419): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 419 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(475) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(475): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 475 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altpciexpav_stif_txresp_cntrl.v(581) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(581): truncated value with size 32 to match size of target (9)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altpciexpav_stif_txresp_cntrl.v(585) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(585): truncated value with size 9 to match size of target (7)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[0\] altpciexpav_stif_txresp_cntrl.v(345) " "Inferred latch for \"payload_limit_cntr\[0\]\" at altpciexpav_stif_txresp_cntrl.v(345)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[1\] altpciexpav_stif_txresp_cntrl.v(345) " "Inferred latch for \"payload_limit_cntr\[1\]\" at altpciexpav_stif_txresp_cntrl.v(345)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[2\] altpciexpav_stif_txresp_cntrl.v(345) " "Inferred latch for \"payload_limit_cntr\[2\]\" at altpciexpav_stif_txresp_cntrl.v(345)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666830671940 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830671971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672002 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830672002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830672049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830672049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830672096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830672096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830672205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830672205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830672299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 406 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674143 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 406 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830674143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830674205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830674205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830674268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830674268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_13e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830674377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830674377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830674393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675611 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830675611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675908 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830675908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830675986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830675986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830675986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_pop_cmdfifo altpciexpav_stif_tx_cntrl.v(149) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(149): object \"sm_pop_cmdfifo\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxcpl_cntr_unloaded altpciexpav_stif_tx_cntrl.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(167): object \"rxcpl_cntr_unloaded\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_available altpciexpav_stif_tx_cntrl.v(168) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(168): object \"tag_available\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_header1_reg altpciexpav_stif_tx_cntrl.v(174) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(174): object \"cmd_header1_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_header2_reg altpciexpav_stif_tx_cntrl.v(175) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(175): object \"cmd_header2_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_rddwlen2_reg altpciexpav_stif_tx_cntrl.v(186) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(186): object \"down_rddwlen2_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_rddwlen1_reg altpciexpav_stif_tx_cntrl.v(187) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(187): object \"down_rddwlen1_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_rddwlen_reg altpciexpav_stif_tx_cntrl.v(188) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(188): object \"down_rddwlen_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desc_rdlen_reg altpciexpav_stif_tx_cntrl.v(189) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(189): object \"desc_rdlen_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_dwlen_plus1_reg altpciexpav_stif_tx_cntrl.v(197) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(197): object \"rd_dwlen_plus1_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_dwlen_plus2_reg altpciexpav_stif_tx_cntrl.v(198) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(198): object \"rd_dwlen_plus2_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(276) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(276): object \"addr_hi\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdbypass_fifo_full altpciexpav_stif_tx_cntrl.v(279) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(279): object \"rdbypass_fifo_full\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_wait altpciexpav_stif_tx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(289): object \"sm_wait\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"nph_cred_sub\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_empty altpciexpav_stif_tx_cntrl.v(310) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(310): object \"txrp_empty\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(449) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(449): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 449 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altpciexpav_stif_tx_cntrl.v(468) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(468): truncated value with size 4 to match size of target (2)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpciexpav_stif_tx_cntrl.v(605) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(605): truncated value with size 32 to match size of target (5)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_tx_cntrl.v(627) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(627): truncated value with size 32 to match size of target (4)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpciexpav_stif_tx_cntrl.v(653) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(653): truncated value with size 32 to match size of target (8)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpciexpav_stif_tx_cntrl.v(655) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(655): truncated value with size 32 to match size of target (8)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(841) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(841): all case item expressions in this case statement are onehot" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 841 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altpciexpav_stif_tx_cntrl.v(883) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(883): truncated value with size 32 to match size of target (9)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(900) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(900): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(902) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(902): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(906) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(906): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(916) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(916): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(918) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(918): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(922) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(922): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(975) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(975): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(984) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(984): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_tx_cntrl.v(1002) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1002): truncated value with size 32 to match size of target (6)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_tx_cntrl.v(1004) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1004): truncated value with size 32 to match size of target (6)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1035) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1035): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1037) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1037): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1070) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1070): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1072) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1072): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1077) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1077): truncated value with size 32 to match size of target (10)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TxStParity_o altpciexpav_stif_tx_cntrl.v(34) " "Output port \"TxStParity_o\" at altpciexpav_stif_tx_cntrl.v(34) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TxStEmpty_o altpciexpav_stif_tx_cntrl.v(38) " "Output port \"TxStEmpty_o\" at altpciexpav_stif_tx_cntrl.v(38) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830676064 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 414 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676127 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 414 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830676127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830676189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830676189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830676236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830676236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_s2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830676346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830676346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830676424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677768 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830677768 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1666830677830 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1666830677830 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1666830677830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830677846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830677846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(168) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(168): object \"avl_irq_reg\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_sync altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_sync\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cg_num_p2a_mailbox_i altpciexpav_stif_cr_interrupt.v(679) " "Verilog HDL Always Construct warning at altpciexpav_stif_cr_interrupt.v(679): variable \"cg_num_p2a_mailbox_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 679 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666830677908 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830677971 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830677986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830678018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_pcie_hard_ip_0_altgx_internal pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal " "Elaborating entity \"pcihellocore_pcie_hard_ip_0_altgx_internal\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "altgx_internal" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830678033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component " "Elaborating entity \"pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830678064 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] pcihellocore_pcie_hard_ip_0_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at pcihellocore_pcie_hard_ip_0_altgx_internal.v(106) has no driver" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830678096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] pcihellocore_pcie_hard_ip_0_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at pcihellocore_pcie_hard_ip_0_altgx_internal.v(107) has no driver" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830678096 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "pll0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830678158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0 " "Instantiated megafunction \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679111 ""}  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666830679111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830679189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830679189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "reset_controller_internal" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830679252 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830679252 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679252 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1666830679252 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1666830679252 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679252 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "pipe_interface_internal" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(291) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(291): truncated value with size 32 to match size of target (8)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(292) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(292): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(293) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(293): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(294) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(294): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(295) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(295): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(296) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(296): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(297) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(297): truncated value with size 32 to match size of target (2)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(466) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(466): truncated value with size 32 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(85) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(85) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(86) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(86) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(87) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(87) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(88) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(88) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(89) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(89) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(90) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(90) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(91) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(91) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(138) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(138) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(139) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(139) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(140) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(140) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(141) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(141) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(142) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(142) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(143) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(143) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(144) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(144) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(158) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(158) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(159) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(159) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(160) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(160) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(161) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(161) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(162) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(162) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(163) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(163) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(164) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(164) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(178) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(178) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(179) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(179) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(180) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(180) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(181) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(181) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(182) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(182) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(183) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(183) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(184) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(184) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(210) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(210) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(211) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(211) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(212) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(212) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(213) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(213) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(214) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(214) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(215) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(215) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(216) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(216) has no driver" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666830679642 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "rst_controller" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pcihellocore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0 pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pcihellocore_mm_interconnect_0\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/pcihellocore/pcihellocore.v" "mm_interconnect_0" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830679705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_hard_ip_0_bar0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_hard_ip_0_bar0_translator\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_bar0_translator" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_0_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_0_cra_translator\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_cra_translator" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inport_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inport_s1_translator\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "inport_s1_translator" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_0_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_0_txs_translator\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_txs_translator" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_hard_ip_0_bar0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_hard_ip_0_bar0_agent\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_bar0_agent" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_cra_agent\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_cra_agent" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_cra_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_cra_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_0_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_0_cra_agent_rsp_fifo\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_cra_agent_rsp_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_txs_agent\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_txs_agent" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_0_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_0_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_0_txs_agent_rsp_fifo\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_txs_agent_rsp_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_router pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router:router " "Elaborating entity \"pcihellocore_mm_interconnect_0_router\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router:router\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "router" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_router_default_decode pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router:router\|pcihellocore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pcihellocore_mm_interconnect_0_router_default_decode\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router:router\|pcihellocore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_router_001 pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pcihellocore_mm_interconnect_0_router_001\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "router_001" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_router_001_default_decode pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_001:router_001\|pcihellocore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pcihellocore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_001:router_001\|pcihellocore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_router_004 pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"pcihellocore_mm_interconnect_0_router_004\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "router_004" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_router_004_default_decode pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_004:router_004\|pcihellocore_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"pcihellocore_mm_interconnect_0_router_004_default_decode\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_router_004:router_004\|pcihellocore_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_hard_ip_0_bar0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_hard_ip_0_bar0_limiter\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_bar0_limiter" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_cra_burst_adapter" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(996) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(996): truncated value with size 10 to match size of target (1)" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666830680799 "|pcihello|pcihellocore:u0|pcihellocore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_0_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830680939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_cmd_demux pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pcihellocore_mm_interconnect_0_cmd_demux\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_cmd_mux pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pcihellocore_mm_interconnect_0_cmd_mux\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_rsp_demux pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pcihellocore_mm_interconnect_0_rsp_demux\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 3072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_mm_interconnect_0_rsp_mux pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pcihellocore_mm_interconnect_0_rsp_mux\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 3250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|pcihellocore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_0_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_0_cra_rsp_width_adapter\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_cra_rsp_width_adapter" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830681314 "|pcihello|pcihellocore:u0|pcihellocore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_0_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666830681314 "|pcihello|pcihellocore:u0|pcihellocore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_0_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_0_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcihellocore:u0\|pcihellocore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_0_cra_cmd_width_adapter\"" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "pcie_hard_ip_0_cra_cmd_width_adapter" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 3770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcihellocore_irq_mapper pcihellocore:u0\|pcihellocore_irq_mapper:irq_mapper " "Elaborating entity \"pcihellocore_irq_mapper\" for hierarchy \"pcihellocore:u0\|pcihellocore_irq_mapper:irq_mapper\"" {  } { { "db/ip/pcihellocore/pcihellocore.v" "irq_mapper" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcihellocore:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcihellocore:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pcihellocore/pcihellocore.v" "rst_controller" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcihellocore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcihellocore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pcihellocore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666830681564 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1666830684220 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1666830684220 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1666830684220 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 186 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 186 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684267 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684267 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1666830684267 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684345 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCIE_WAKE_N " "Net \"PCIE_WAKE_N\" is missing source, defaulting to GND" {  } { { "pcihello.v" "PCIE_WAKE_N" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684564 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666830684564 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_h3e1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_73e1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_r2e1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_r2e1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_n2e1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_n2e1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830685658 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1666830685658 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1666830685658 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|pcihello\|pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|pcihello\|pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1666830694704 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[80\] " "Synthesized away node \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/altsyncram_n2e1.tdf" 2600 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 2152 0 0 } } { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 313 0 0 } } { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830696764 "|pcihello|pcihellocore:u0|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a80"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1666830696764 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1666830696764 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666830698213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1001 -1 0 } } { "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 779 -1 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 718 -1 0 } } { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3777 -1 0 } } { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 557 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1666830698494 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1666830698494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_TX_P\[1\] GND " "Pin \"PCIE_TX_P\[1\]\" is stuck at GND" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666830703838 "|pcihello|PCIE_TX_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N GND " "Pin \"PCIE_WAKE_N\" is stuck at GND" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666830703838 "|pcihello|PCIE_WAKE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666830703838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666830704291 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1638 " "1638 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666830709322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.map.smsg " "Generated suppressed messages file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666830710088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666830711400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830711400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830712635 "|pcihello|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830712635 "|pcihello|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830712635 "|pcihello|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_RX_P\[1\] " "No output dependent on input pin \"PCIE_RX_P\[1\]\"" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830712635 "|pcihello|PCIE_RX_P[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666830712635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7823 " "Implemented 7823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666830712635 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666830712635 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1666830712635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7101 " "Implemented 7101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666830712635 ""} { "Info" "ICUT_CUT_TM_RAMS" "598 " "Implemented 598 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1666830712635 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1666830712635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666830712635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 330 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 330 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666830712822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 21:31:52 2022 " "Processing ended: Wed Oct 26 21:31:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666830712822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666830712822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666830712822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666830712822 ""}
