TRACE::2025-05-19.20:56:31::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:31::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:31::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:31::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:31::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:31::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-19.20:56:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-05-19.20:56:33::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC"
		}]
}
TRACE::2025-05-19.20:56:33::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-05-19.20:56:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-19.20:56:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-05-19.20:56:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:33::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-05-19.20:56:33::SCWPlatform::Generating the sources  .
TRACE::2025-05-19.20:56:33::SCWBDomain::Generating boot domain sources.
TRACE::2025-05-19.20:56:33::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:33::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-19.20:56:33::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::mss does not exists at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::Creating sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::Adding the swdes entry, created swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::updating the scw layer changes to swdes at   D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::Writing mss at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:33::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-05-19.20:56:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-19.20:56:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-19.20:56:33::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-05-19.20:56:43::SCWPlatform::Generating sources Done.
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-19.20:56:43::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-05-19.20:56:43::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-19.20:56:43::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:43::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:43::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-19.20:56:43::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:43::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:43::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:43::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-19.20:56:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-05-19.20:56:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:44::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-05-19.20:56:44::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:44::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:44::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:44::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:44::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:44::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:44::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:44::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::mss does not exists at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::Creating sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::Adding the swdes entry, created swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::updating the scw layer changes to swdes at   D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::Writing mss at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:44::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-05-19.20:56:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-19.20:56:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-19.20:56:44::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-05-19.20:56:44::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-05-19.20:56:46::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:46::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-05-19.20:56:46::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"324d2c41c12e5eea375ff4ec7c5a56d1",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-19.20:56:46::SCWPlatform::Started generating the artifacts platform KAN_SoC
TRACE::2025-05-19.20:56:46::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-19.20:56:46::SCWPlatform::Started generating the artifacts for system configuration KAN_SoC
LOG::2025-05-19.20:56:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-05-19.20:56:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-05-19.20:56:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-19.20:56:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-05-19.20:56:46::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-05-19.20:56:46::SCWSystem::Not a boot domain 
LOG::2025-05-19.20:56:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-05-19.20:56:46::SCWDomain::Generating domain artifcats
TRACE::2025-05-19.20:56:46::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-19.20:56:46::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/export/KAN_SoC/sw/KAN_SoC/qemu/
TRACE::2025-05-19.20:56:46::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/export/KAN_SoC/sw/KAN_SoC/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-05-19.20:56:46::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-05-19.20:56:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-19.20:56:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-19.20:56:46::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2025-05-19.20:56:46::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-19.20:56:46::SCWMssOS::Copying to export directory.
TRACE::2025-05-19.20:56:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-19.20:56:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-05-19.20:56:46::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-05-19.20:56:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-05-19.20:56:46::SCWSystem::Completed Processing the sysconfig KAN_SoC
LOG::2025-05-19.20:56:46::SCWPlatform::Completed generating the artifacts for system configuration KAN_SoC
TRACE::2025-05-19.20:56:46::SCWPlatform::Started preparing the platform 
TRACE::2025-05-19.20:56:46::SCWSystem::Writing the bif file for system config KAN_SoC
TRACE::2025-05-19.20:56:46::SCWSystem::dir created 
TRACE::2025-05-19.20:56:46::SCWSystem::Writing the bif 
TRACE::2025-05-19.20:56:46::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-19.20:56:46::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-19.20:56:46::SCWPlatform::Completed generating the platform
TRACE::2025-05-19.20:56:46::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:46::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"324d2c41c12e5eea375ff4ec7c5a56d1",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-19.20:56:46::SCWPlatform::updated the xpfm file.
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:46::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:46::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:46::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:46::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:46::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:46::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"324d2c41c12e5eea375ff4ec7c5a56d1",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"324d2c41c12e5eea375ff4ec7c5a56d1",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-19.20:56:47::SCWPlatform::Started generating the artifacts platform KAN_SoC
TRACE::2025-05-19.20:56:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-19.20:56:47::SCWPlatform::Started generating the artifacts for system configuration KAN_SoC
LOG::2025-05-19.20:56:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-05-19.20:56:47::SCWDomain::Generating domain artifcats
TRACE::2025-05-19.20:56:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-19.20:56:47::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/export/KAN_SoC/sw/KAN_SoC/qemu/
TRACE::2025-05-19.20:56:47::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/export/KAN_SoC/sw/KAN_SoC/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-05-19.20:56:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-05-19.20:56:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-19.20:56:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-19.20:56:47::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2025-05-19.20:56:47::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-19.20:56:47::SCWMssOS::Copying to export directory.
TRACE::2025-05-19.20:56:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-19.20:56:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-05-19.20:56:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-05-19.20:56:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-05-19.20:56:47::SCWSystem::Completed Processing the sysconfig KAN_SoC
LOG::2025-05-19.20:56:47::SCWPlatform::Completed generating the artifacts for system configuration KAN_SoC
TRACE::2025-05-19.20:56:47::SCWPlatform::Started preparing the platform 
TRACE::2025-05-19.20:56:47::SCWSystem::Writing the bif file for system config KAN_SoC
TRACE::2025-05-19.20:56:47::SCWSystem::dir created 
TRACE::2025-05-19.20:56:47::SCWSystem::Writing the bif 
TRACE::2025-05-19.20:56:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-19.20:56:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-19.20:56:47::SCWPlatform::Completed generating the platform
TRACE::2025-05-19.20:56:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.20:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.20:56:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw
TRACE::2025-05-19.20:56:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/hw/KAN_SoC.xsa
TRACE::2025-05-19.20:56:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-05-19.20:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-19.20:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.20:56:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.20:56:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vitis/System_Versions/Version_0/KAN_SoC/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-05-19.20:56:47::SCWWriter::formatted JSON is {
	"platformName":	"KAN_SoC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"KAN_SoC",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.hardware_exports/KAN_SoC.xsa",
	"platIntHandOff":	"<platformDir>/hw/KAN_SoC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"KAN_SoC",
	"systems":	[{
			"systemName":	"KAN_SoC",
			"systemDesc":	"KAN_SoC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"KAN_SoC",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f1923e62a5bc1d45edaffa0cb0023522",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/KAN_SoC/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"324d2c41c12e5eea375ff4ec7c5a56d1",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-19.20:56:47::SCWPlatform::updated the xpfm file.
