Analysis & Synthesis report for RV32IM_pipeline
Fri Jul 15 14:56:00 2022
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "cpu:inst|mux4to1_32bit:regWriteSelMUX"
 10. Port Connectivity Checks: "cpu:inst|control_unit:myControl|mux2to1_3bit:funct3_mux"
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 15 14:56:00 2022     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; RV32IM_pipeline                           ;
; Top-level Entity Name              ; system                                    ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 0                                         ;
;     Total combinational functions  ; 0                                         ;
;     Dedicated logic registers      ; 0                                         ;
; Total registers                    ; 0                                         ;
; Total pins                         ; 3                                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; system             ; RV32IM_pipeline    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                              ; Library ;
+------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu/clock/freq_divider.v                       ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v                       ;         ;
; cpu/supported_modules/mux4to1_32bit.v          ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v          ;         ;
; cpu/supported_modules/mux2to1_32bit.v          ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v          ;         ;
; cpu/supported_modules/mux2to1_3bit.v           ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v           ;         ;
; cpu/register_file_module/reg_file.v            ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v            ;         ;
; cpu/instruction_memory_module/ins_memory.v     ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v     ;         ;
; cpu/immediate_select_module/immediate_select.v ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v ;         ;
; cpu/forward_unit_modules/stage4_forward_unit.v ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v ;         ;
; cpu/forward_unit_modules/stage3_forward_unit.v ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v ;         ;
; cpu/data_memory_module/data_memory.v           ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v           ;         ;
; cpu/cpu_module/cpu.v                           ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v                           ;         ;
; cpu/control_unit_module/control_unit.v         ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v         ;         ;
; cpu/branch_select_module/branch_select.v       ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v       ;         ;
; cpu/alu_module/alu.v                           ; yes             ; User Verilog HDL File              ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v                           ;         ;
; system.bdf                                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf                                     ;         ;
+------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 3     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 4     ;
; Average fan-out                             ; 0.67  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |system                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 3    ; 0            ; |system             ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|mux4to1_32bit:regWriteSelMUX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; INPUT3 ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|control_unit:myControl|mux2to1_3bit:funct3_mux" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; INPUT2 ; Input ; Info     ; Stuck at GND                                            ;
+--------+-------+----------+---------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Jul 15 14:55:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cpu/clock/freq_divider.v
    Info (12023): Found entity 1: freq_divider
Info (12021): Found 1 design units, including 1 entities, in source file cpu/testbench/testbenchcpu.v
    Info (12023): Found entity 1: testbenchCPU
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/twoscomp.v
    Info (12023): Found entity 1: twosComp
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_128bit.v
    Info (12023): Found entity 1: mux16to1_128bit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_28bit.v
    Info (12023): Found entity 1: mux16to1_28bit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux4to1_32bit.v
    Info (12023): Found entity 1: mux4to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_32bit.v
    Info (12023): Found entity 1: mux2to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_3bit.v
    Info (12023): Found entity 1: mux2to1_3bit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file cpu/register_file_module/reg_file.v
    Info (12023): Found entity 1: reg_file
Info (12021): Found 1 design units, including 1 entities, in source file cpu/instruction_memory_module/ins_memory.v
    Info (12023): Found entity 1: ins_memory
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immediate_select_module/immediate_select.v
    Info (12023): Found entity 1: immediate_select
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage4_forward_unit.v
    Info (12023): Found entity 1: stage4_forward_unit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage3_forward_unit.v
    Info (12023): Found entity 1: stage3_forward_unit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/data_memory_module/data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu_module/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_unit_module/control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branch_select_module/branch_select.v
    Info (12023): Found entity 1: branch_select
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu_module/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file system.bdf
    Info (12023): Found entity 1: system
Info (12127): Elaborating entity "system" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst"
Info (12128): Elaborating entity "mux2to1_32bit" for hierarchy "cpu:inst|mux2to1_32bit:muxjump"
Info (12128): Elaborating entity "reg_file" for hierarchy "cpu:inst|reg_file:myreg"
Info (12128): Elaborating entity "immediate_select" for hierarchy "cpu:inst|immediate_select:myImmediate"
Warning (10036): Verilog HDL or VHDL warning at immediate_select.v(8): object "TYPE4" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at immediate_select.v(42): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at immediate_select.v(44): truncated value with size 33 to match size of target (32)
Warning (10270): Verilog HDL Case Statement warning at immediate_select.v(21): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at immediate_select.v(21): inferring latch(es) for variable "OUT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "OUT[0]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[1]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[2]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[3]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[4]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[5]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[6]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[7]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[8]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[9]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[10]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[11]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[12]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[13]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[14]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[15]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[16]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[17]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[18]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[19]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[20]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[21]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[22]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[23]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[24]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[25]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[26]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[27]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[28]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[29]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[30]" at immediate_select.v(21)
Info (10041): Inferred latch for "OUT[31]" at immediate_select.v(21)
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:inst|control_unit:myControl"
Info (12128): Elaborating entity "mux2to1_3bit" for hierarchy "cpu:inst|control_unit:myControl|mux2to1_3bit:funct3_mux"
Info (12128): Elaborating entity "mux4to1_32bit" for hierarchy "cpu:inst|mux4to1_32bit:oparand1_mux_haz"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:inst|alu:myAlu"
Warning (10059): Verilog HDL Case Statement warning at alu.v(97): case item expression never matches the case expression because it contains an 'x' or 'z' value
Info (12128): Elaborating entity "branch_select" for hierarchy "cpu:inst|branch_select:myBranchSelect"
Info (12128): Elaborating entity "stage3_forward_unit" for hierarchy "cpu:inst|stage3_forward_unit:myStage3Fowarding"
Info (12128): Elaborating entity "stage4_forward_unit" for hierarchy "cpu:inst|stage4_forward_unit:stage4_forward_unit"
Info (12128): Elaborating entity "freq_divider" for hierarchy "freq_divider:inst3"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:inst2"
Warning (10230): Verilog HDL assignment warning at data_memory.v(41): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at data_memory.v(42): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at data_memory.v(71): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ins_memory" for hierarchy "ins_memory:inst1"
Warning (10858): Verilog HDL warning at ins_memory.v(17): object memory_array used but never assigned
Warning (10230): Verilog HDL assignment warning at ins_memory.v(73): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ins_memory.v(74): truncated value with size 32 to match size of target (1)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pin_name1"
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 368 megabytes
    Info: Processing ended: Fri Jul 15 14:56:00 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


