```verilog
module top_module(
    output zero
);
    // Assign a constant value 0 to the output
    assign zero = 1'b0;
endmodule
```