
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


WARNING: C:/AMD/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Nov 11 22:17:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 61346
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.051 ; gain = 178.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_FIR_filter' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_FIR_filter.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_19s_8ns_27_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_mul_19s_8ns_27_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_19s_8ns_27_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_mul_19s_8ns_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_18s_17s_7ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_18s_17s_7ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_17s_17s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_17s_17s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_17s_17s_8ns_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_17s_17s_8ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_17s_17s_6ns_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_submul_17s_17s_6ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1832.820 ; gain = 334.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1832.820 ; gain = 334.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1832.820 ; gain = 334.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1832.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1944.234 ; gain = 0.441
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1944.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1944.234 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1944.234 ; gain = 445.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1944.234 ; gain = 445.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1944.234 ; gain = 445.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIR_HLS_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIR_HLS_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1944.234 ; gain = 445.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  10 Input   32 Bit       Adders := 1     
	   5 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   4 Input   29 Bit       Adders := 3     
	   3 Input   29 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 4     
	   3 Input   28 Bit       Adders := 2     
	   4 Input   28 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 4     
	   3 Input   27 Bit       Adders := 5     
	   2 Input   27 Bit       Adders := 6     
	   4 Input   26 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 6     
	   3 Input   26 Bit       Adders := 7     
	   2 Input   25 Bit       Adders := 4     
	   3 Input   25 Bit       Adders := 3     
	   5 Input   24 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 2     
	   7 Input   20 Bit       Adders := 1     
	   5 Input   19 Bit       Adders := 4     
	   4 Input   19 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 18    
	   3 Input   18 Bit       Adders := 7     
	   2 Input   17 Bit       Adders := 133   
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 5     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 10    
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 4     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 6     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 17    
	               18 Bit    Registers := 41    
	               17 Bit    Registers := 33    
	               16 Bit    Registers := 449   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/91e6/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fe2e)')'.
DSP Report: register p_ZL12H_filter_FIR_153_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_239_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_238_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe52)')')'.
DSP Report: register p_ZL12H_filter_FIR_154_load_reg_10954_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_237_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_237_load_reg_10959_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3febe)')'.
DSP Report: register p_ZL12H_filter_FIR_151_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_241_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_240_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe54)')')'.
DSP Report: register p_ZL12H_filter_FIR_152_load_reg_10944_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_239_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_239_load_reg_10949_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff54)')')'.
DSP Report: register add_ln31_118_reg_10871_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln31_148_reg_10939_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln31_148_reg_10939_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x3ff6a)')')'.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x36)')')'.
DSP Report: register ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x1b2)')'.
DSP Report: register p_ZL12H_filter_FIR_159_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_233_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_232_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x224)')')'.
DSP Report: register p_ZL12H_filter_FIR_160_load_reg_10970_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_231_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_231_load_reg_10975_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x160)')')'.
DSP Report: register p_ZL12H_filter_FIR_163_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_229_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_228_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0xb8)')')'.
DSP Report: register p_ZL12H_filter_FIR_113_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_279_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_278_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0xc6)')'.
DSP Report: register p_ZL12H_filter_FIR_115_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_277_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_276_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U10/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x9c)')')'.
DSP Report: register p_ZL12H_filter_FIR_116_load_reg_10861_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_275_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_275_load_reg_10866_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0xd0)')')'.
DSP Report: register p_ZL12H_filter_FIR_114_load_reg_10851_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_277_load_reg_10856_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_277_load_reg_10856_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D-A)*(B:0x5c)')'.
DSP Report: register am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x54)')')'.
DSP Report: register add_ln31_67_reg_10820_reg is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp33_reg_11197_reg is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff0e)')')'.
DSP Report: register p_ZL12H_filter_FIR_122_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_270_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_269_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3ff22)')'.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_124_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_123_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_268_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff5e)')')'.
DSP Report: register p_ZL12H_filter_FIR_124_load_reg_10882_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_267_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_267_load_reg_10887_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0xd6)')')'.
DSP Report: register p_ZL12H_filter_FIR_128_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_264_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_263_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A)*(B:0x4c)')')'.
DSP Report: register ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x114)')'.
DSP Report: register p_ZL12H_filter_FIR_130_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_262_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_261_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0xa4)')')'.
DSP Report: register p_ZL12H_filter_FIR_132_load_reg_10898_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_259_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_259_load_reg_10903_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D-A)*(B:0x9a)')'.
DSP Report: register am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff98)')')'.
DSP Report: register p_ZL12H_filter_FIR_104_load_reg_10841_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_287_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_287_load_reg_10846_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x3ff4a)')'.
DSP Report: register p_ZL12H_filter_FIR_106_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_286_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_285_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register tmp12_reg_11151_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp12_reg_11151_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_19s_8ns_27_1_1_U1/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U8/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D-A)*(B:0x2c)')')'.
DSP Report: register ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x8a)')')'.
DSP Report: register p_ZL12H_filter_FIR_100_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_292_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_291_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x3ffda)')')'.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x4a)')'.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x46)')')'.
DSP Report: register p_ZL12H_filter_FIR_53_load_reg_10805_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_338_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_338_load_reg_10810_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D-A)*(B:0x16)')'+1-1)'.
DSP Report: register ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A)*(B:0x6e)')')'.
DSP Report: register ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D-A)*(B:0x32)')'.
DSP Report: register am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x76)')')'.
DSP Report: register p_ZL12H_filter_FIR_84_load_reg_10825_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_307_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_307_load_reg_10830_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A)*(B:0x2e)')')'.
DSP Report: register ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ffa6)')')'.
DSP Report: register p_ZL12H_filter_FIR_77_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_315_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_314_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff9a)')')'.
DSP Report: register p_ZL12H_filter_FIR_89_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_303_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_302_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff7a)')')'.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_91_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_90_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_301_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A'')*(B:0x3feea)')')'.
DSP Report: register ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_1_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_0_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x4e)')')'.
DSP Report: register p_ZL12H_filter_FIR_4_load_reg_10795_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_387_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_387_load_reg_10800_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x2a)')')'.
DSP Report: register p_ZL12H_filter_FIR_22_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_370_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_369_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A)*(B:0x1a)')')'.
DSP Report: register ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff5a)')')'.
DSP Report: register p_ZL12H_filter_FIR_140_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_252_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_251_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+ACIN'')*(B:0x6c)')')'.
DSP Report: register p_ZL12H_filter_FIR_142_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_250_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_249_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x150)')'.
DSP Report: register p_ZL12H_filter_FIR_144_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_248_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_247_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U17/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x17e)')')'.
DSP Report: register p_ZL12H_filter_FIR_145_load_reg_10923_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_246_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_246_load_reg_10928_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D-A)*(B:0x10a)')'.
DSP Report: register am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fef2)')')'.
DSP Report: register p_ZL12H_filter_FIR_136_load_reg_10913_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_255_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_255_load_reg_10918_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D+A)*(B:0x3ff4c)')'+1-1)'.
DSP Report: register ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'-A2)*(B:0x3a)')')'.
DSP Report: register add_ln31_131_reg_10908_reg is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x16e)')')'.
DSP Report: register p_ZL12H_filter_FIR_146_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_246_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_245_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3ffa8)')'.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x112)')')'.
DSP Report: register p_ZL12H_filter_FIR_173_load_reg_11034_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_218_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_218_load_reg_11039_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x270)')'.
DSP Report: register p_ZL12H_filter_FIR_174_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_218_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_217_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x386)')')'.
DSP Report: register p_ZL12H_filter_FIR_175_load_reg_11044_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_216_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_216_load_reg_11049_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fd22)')'.
DSP Report: register p_ZL12H_filter_FIR_168_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_224_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_223_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fd14)')')'.
DSP Report: register p_ZL12H_filter_FIR_169_load_reg_11014_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_222_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_222_load_reg_11019_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fe74)')'.
DSP Report: register p_ZL12H_filter_FIR_166_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_226_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_225_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fda0)')')'.
DSP Report: register p_ZL12H_filter_FIR_167_load_reg_11004_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_224_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_224_load_reg_11009_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fd86)')'.
DSP Report: register p_ZL12H_filter_FIR_170_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_222_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_221_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe6a)')')'.
DSP Report: register p_ZL12H_filter_FIR_171_load_reg_11024_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_220_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_220_load_reg_11029_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3f8f2)')'.
DSP Report: register p_ZL12H_filter_FIR_184_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_208_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_207_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3f90e)')')'.
DSP Report: register p_ZL12H_filter_FIR_185_load_reg_11085_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_206_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_206_load_reg_11090_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x356)')'.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_179_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_178_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_213_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x1ec)')')'.
DSP Report: register p_ZL12H_filter_FIR_179_load_reg_11060_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_212_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_212_load_reg_11065_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D'+ACIN'')*(B:0x3fdca)')'+1-1)'.
DSP Report: register p_ZL12H_filter_FIR_181_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_211_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_210_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_20s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fba4)')'.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_183_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_182_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_209_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3f9e8)')')'.
DSP Report: register p_ZL12H_filter_FIR_183_load_reg_11075_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_208_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_208_load_reg_11080_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x614)')'.
DSP Report: register p_ZL12H_filter_FIR_189_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_203_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_202_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x11a)')')'.
DSP Report: register p_ZL12H_filter_FIR_188_load_reg_11105_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_203_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_203_load_reg_11110_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x1700)')'.
DSP Report: register p_ZL12H_filter_FIR_192_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_200_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_199_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x1ba6)')')'.
DSP Report: register p_ZL12H_filter_FIR_193_load_reg_11125_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_198_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_198_load_reg_11130_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0xbb4)')'.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_191_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_190_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_201_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x1184)')')'.
DSP Report: register p_ZL12H_filter_FIR_191_load_reg_11115_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_200_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_200_load_reg_11120_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fa6e)')'.
DSP Report: register p_ZL12H_filter_FIR_186_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_206_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_205_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fd24)')')'.
DSP Report: register p_ZL12H_filter_FIR_187_load_reg_11095_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_204_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_204_load_reg_11100_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+ACIN'')*(B:0x416)')')'.
DSP Report: register p_ZL12H_filter_FIR_177_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_215_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_214_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x1f06)')'.
DSP Report: register p_ZL12H_filter_FIR_194_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_198_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_197_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x20cc)')')'.
DSP Report: register p_ZL12H_filter_FIR_195_load_reg_11135_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_196_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_196_load_reg_11140_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1944.234 ; gain = 445.945
---------------------------------------------------------------------------------
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 2753 10934 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_1b : 0 1 : 2751 10934 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_1b : 0 2 : 2679 10934 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_1b : 0 3 : 2751 10934 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg_3d : 0 0 : 2811 8820 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg_3d : 0 1 : 2746 8820 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg_3d : 0 2 : 2644 8820 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_8ns_26_4_1_U46/FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0_U/p_reg_reg_3d : 0 3 : 619 8820 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 2673 8284 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_3 : 0 1 : 2756 8284 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U28/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_3 : 0 2 : 2855 8284 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2679 8198 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_7 : 0 1 : 2756 8198 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_7 : 0 2 : 2763 8198 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 2753 8178 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg_3c : 0 1 : 2679 8178 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg_3c : 0 2 : 2746 8178 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg_41 : 0 0 : 2748 8173 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg_41 : 0 1 : 2679 8173 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg_41 : 0 2 : 2746 8173 : Used 1 time 0
 Sort Area is  am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg_47 : 0 0 : 2924 5885 : Used 1 time 0
 Sort Area is  am_submul_18s_17s_7ns_27_4_1_U42/FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0_U/p_reg_reg_47 : 0 1 : 2961 5885 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 2811 5562 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_9ns_27_4_1_U43/FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg_21 : 0 1 : 2751 5562 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 2811 5552 : Used 1 time 0
 Sort Area is  am_submul_17s_17s_6ns_25_4_1_U49/FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0_U/p_reg_reg_30 : 0 1 : 2741 5552 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 2734 5480 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U47/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_16 : 0 1 : 2746 5480 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 2733 5479 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_24s_26_4_1_U2/FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg_27 : 0 1 : 2746 5479 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg_36 : 0 0 : 2734 5475 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_7ns_25_4_1_U52/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg_36 : 0 1 : 2741 5475 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 2679 5450 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_31_4_1_U35/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_d : 0 1 : 2771 5450 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2679 5450 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_31_4_1_U36/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 1 : 2771 5450 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 2679 5440 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U31/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_11 : 0 1 : 2761 5440 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2679 5440 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U32/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_9 : 0 1 : 2761 5440 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 2673 5439 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12ns_30_4_1_U34/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg_b : 0 1 : 2766 5439 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 2679 5435 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_28_4_1_U33/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg_e : 0 1 : 2756 5435 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 2679 5435 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U24/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_15 : 0 1 : 2756 5435 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 2679 5435 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U25/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_12 : 0 1 : 2756 5435 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 2673 5434 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U30/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_10 : 0 1 : 2761 5434 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_51 : 0 0 : 2679 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U19/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_51 : 0 1 : 2751 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_54 : 0 0 : 2679 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U20/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_54 : 0 1 : 2751 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 2679 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_13 : 0 1 : 2751 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_4c : 0 0 : 2679 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_4c : 0 1 : 2751 5430 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_45 : 0 0 : 2673 5419 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U12/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_45 : 0 1 : 2746 5419 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_17s_6ns_22s_25_4_1_U41/FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg_3a : 0 0 : 3020 3020 : Used 1 time 0
 Sort Area is  ama_submuladd_17s_18s_7ns_26s_27_4_1_U38/FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 3008 3008 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_17s_7ns_25s_26_4_1_U39/FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg_43 : 0 0 : 3001 3001 : Used 1 time 0
 Sort Area is  ama_submuladd_17s_18s_6ns_23s_25_4_1_U40/FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 2999 2999 : Used 1 time 0
 Sort Area is  ama_submuladd_17s_17s_5ns_22s_23_4_1_U51/FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg_34 : 0 0 : 2979 2979 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_9s_25s_26_4_1_U45/FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 2934 2934 : Used 1 time 0
 Sort Area is  ama_submuladd_17s_17s_6ns_26s_27_4_1_U79/FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 2928 2928 : Used 1 time 0
 Sort Area is  ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg_4d : 0 0 : 2921 2921 : Used 1 time 0
 Sort Area is  ama_submuladd_17s_17s_5ns_24s_24_4_1_U50/FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 2876 2876 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_9s_27s_28_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg_52 : 0 0 : 2874 2874 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_7s_24s_25_4_1_U48/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg_37 : 0 0 : 2832 2832 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg_4f : 0 0 : 2823 2823 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg_39 : 0 0 : 2753 2753 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg_4a : 0 0 : 2753 2753 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_26s_26_4_1_U5/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 2753 2753 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 2753 2753 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_46 : 0 0 : 2753 2753 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg_4b : 0 0 : 2748 2748 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_24s_25_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 2743 2743 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3/FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 2733 2733 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fe2e)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe52)')')'       | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3febe)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe54)')')'       | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff54)')')'          | 17     | 18     | 27     | 17     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0  | (C+((D+A)*(B:0x3ff6a)')')'             | 17     | 18     | 27     | 17     | 28     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0 | (C+((D+A)*(B:0x36)')')'                | 18     | 18     | 26     | 18     | 26     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x1b2)')'                 | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x224)')')'         | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x160)')')'            | 16     | 18     | 25     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0xb8)')')'             | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0xc6)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x9c)')')'          | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0xd0)')')'             | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0         | ((D-A)*(B:0x5c)')'                     | 18     | 18     | -      | 18     | 38     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A2)*(B:0x54)')')'           | 17     | 18     | -      | 18     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff0e)')')'          | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0          | ((D'+A'')*(B:0x3ff22)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff5e)')')'       | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0xd6)')')'             | 16     | 18     | 25     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0 | (C+((D-A)*(B:0x4c)')')'                | 18     | 18     | 25     | 18     | 26     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x114)')'              | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0xa4)')')'          | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0         | ((D-A)*(B:0x9a)')'                     | 18     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff98)')')'       | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x3ff4a)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|FIR_HLS_FIR_filter                                   | PCIN+A''*(B:0x5e)                      | 19     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0 | (C'+((D-A)*(B:0x2c)')')'               | 18     | 18     | 22     | 18     | 25     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x8a)')')'             | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0  | (C'+((D+A)*(B:0x3ffda)')')'            | 17     | 18     | 24     | 17     | 25     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0         | ((D+A)*(B:0x4a)')'                     | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x46)')')'          | 16     | 18     | -      | 16     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0 | (-C'+((D-A)*(B:0x16)')'+1-1)'          | 18     | 18     | 21     | 17     | 23     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0 | (C+((D-A)*(B:0x6e)')')'                | 19     | 18     | 26     | 17     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0         | ((D-A)*(B:0x32)')'                     | 18     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x76)')')'          | 16     | 18     | -      | 16     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0 | (C+((D-A)*(B:0x2e)')')'                | 19     | 18     | 23     | 17     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ffa6)')')'          | 16     | 18     | 24     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff9a)')')'          | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0  | (C+((D'+A'')*(B:0x3ff7a)')')'          | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0 | (C+((D+A'')*(B:0x3feea)')')'           | 16     | 18     | 24     | 16     | 26     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x4e)')')'          | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x2a)')')'             | 16     | 18     | 22     | 16     | 23     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0 | (C+((D-A)*(B:0x1a)')')'                | 18     | 18     | 24     | 17     | 24     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff5a)')')'          | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+ACIN'')*(B:0x6c)')')'          | 16     | 18     | 27     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x150)')'              | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x17e)')')'         | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0         | ((D-A)*(B:0x10a)')'                    | 18     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fef2)')')'       | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0  | (-C'+((D+A)*(B:0x3ff4c)')'+1-1)'       | 17     | 18     | 24     | 17     | 26     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'-A2)*(B:0x3a)')')'              | 18     | 18     | 26     | 17     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x16e)')')'            | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0          | ((D+A)*(B:0x3ffa8)')'                  | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x112)')')'         | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x270)')'                 | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x386)')')'         | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fd22)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fd14)')')'       | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fe74)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fda0)')')'       | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fd86)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe6a)')')'       | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3f8f2)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3f90e)')')'       | 16     | 18     | -      | 16     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0        | ((D'+A'')*(B:0x356)')'                 | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x1ec)')')'         | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (-C'+((D'+ACIN'')*(B:0x3fdca)')'+1-1)' | 16     | 18     | 19     | 16     | 27     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0         | ((D'+A'')*(B:0x3fba4)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3f9e8)')')'       | 16     | 18     | -      | 16     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x614)')'                 | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x11a)')')'         | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x1700)')'                | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x1ba6)')')'        | 16     | 18     | -      | 16     | 31     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0        | ((D'+A'')*(B:0xbb4)')'                 | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x1184)')')'        | 16     | 18     | -      | 16     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fa6e)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fd24)')')'       | 16     | 18     | -      | 16     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+ACIN'')*(B:0x416)')')'         | 16     | 18     | 28     | 16     | 29     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x1f06)')'                | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x20cc)')')'        | 16     | 18     | -      | 16     | 31     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
+-----------------------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2613.031 ; gain = 1114.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2693.527 ; gain = 1195.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 2748.438 ; gain = 1250.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_244_reg[15]               | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln31_204_reg_11277_pp0_iter3_reg_reg[23] | 4      | 23    | NO           | YES                | YES               | 23     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter3_reg_reg[16] | 4      | 17    | NO           | YES                | YES               | 17     | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 10     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0        | (((D'+A'')'*B')')'           | 30     | 10     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 11     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0        | (((D'+A'')'*B')')'           | 30     | 12     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0         | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 13     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 13     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 0      | 8      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 0      | 9      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 0      | 9      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 9      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0          | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0         | (((D+A)'*B')')'              | 30     | 7      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0          | (((D+A)'*B')')'              | 30     | 18     | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_17s_17s_6ns_25_4_1_DSP48_0         | (((D-A)'*B')')'              | 30     | 6      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_17s_17s_8ns_26_4_1_DSP48_0         | (((D-A)'*B')')'              | 30     | 8      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_17s_17s_9ns_27_4_1_DSP48_0         | (((D-A)'*B')')'              | 30     | 9      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_submul_18s_17s_7ns_27_4_1_DSP48_0         | (((D-A)'*B')')'              | 30     | 7      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 10     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 10     | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1_DSP48_0 | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 0      | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 0      | 11     | 48     | 27     | 29     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (not(C')+((D'+A'')'*B')'+1)' | 0      | 18     | 48     | 27     | 27     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 13     | -      | 27     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 13     | -      | 27     | 31     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 14     | -      | 27     | 31     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 6      | 48     | 27     | 23     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 7      | -      | 27     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 7      | -      | 27     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 7      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 0      | 7      | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 8      | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 8      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 8      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 8      | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 8      | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 8      | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 9      | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 9      | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0  | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')'*B')'              | 0      | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 0    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+A''*B)'                | 30     | 7      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0  | (C'+((D+A)'*B')')'           | 30     | 18     | 48     | 27     | 25     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1_DSP48_0  | (not(C')+((D+A)'*B')'+1)'    | 30     | 18     | 48     | 27     | 26     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1_DSP48_0  | (C+((D+A)'*B')')'            | 30     | 18     | 48     | 27     | 28     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A')'*B')')'          | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A')'*B')')'       | 30     | 7      | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1_DSP48_0 | (C+((D+A)'*B')')'            | 30     | 6      | 48     | 27     | 26     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1_DSP48_0 | (not(C')+((D-A)'*B')'+1)'    | 30     | 5      | 48     | 27     | 23     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1_DSP48_0 | (C+((D-A)'*B')')'            | 30     | 5      | 48     | 27     | 24     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'-A')'*B')')'          | 30     | 6      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1_DSP48_0 | (C+((D-A)'*B')')'            | 30     | 6      | 48     | 27     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1_DSP48_0 | (C+((D-A)'*B')')'            | 30     | 7      | 48     | 27     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1_DSP48_0 | (C'+((D-A)'*B')')'           | 30     | 6      | 48     | 27     | 25     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1_DSP48_0 | (C+((D-A)'*B')')'            | 30     | 7      | 48     | 27     | 26     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
+-----------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   749|
|2     |DSP_ALU         |    81|
|4     |DSP_A_B_DATA    |    81|
|10    |DSP_C_DATA      |    81|
|12    |DSP_MULTIPLIER  |    81|
|14    |DSP_M_DATA      |    81|
|16    |DSP_OUTPUT      |    81|
|17    |DSP_PREADD      |    81|
|18    |DSP_PREADD_DATA |    81|
|21    |LUT1            |   234|
|22    |LUT2            |  3562|
|23    |LUT3            |   748|
|24    |LUT4            |   576|
|25    |LUT5            |   339|
|26    |LUT6            |   357|
|27    |SRL16E          |    56|
|28    |FDRE            |  8522|
|29    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.055 ; gain = 1436.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 161 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 2935.055 ; gain = 1325.352
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 2935.055 ; gain = 1436.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2935.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 830 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_0_hls_inst_0' is not ideal for floorplanning, since the cellview 'FIR_HLS_FIR_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2935.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 81 instances

Synth Design complete | Checksum: 7fdb540b
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 2935.055 ; gain = 2429.371
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2935.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 588c0c25a715c802
INFO: [Coretcl 2-1174] Renamed 164 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2935.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_FIR/Folded_FIR_HLS/Folded_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 22:19:19 2025...
