
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 375.105 ; gain = 45.141
Command: read_checkpoint -auto_incremental -incremental D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12600
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.367 ; gain = 410.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:42]
INFO: [Synth 8-3491] module 'datapath' declared at 'D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:164' bound to instance 'DATAPATH0' of component 'datapath' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:69]
INFO: [Synth 8-638] synthesizing module 'datapath' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:182]
INFO: [Synth 8-226] default block is never used [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:205]
INFO: [Synth 8-3491] module 'serial_to_parallel_16' declared at 'D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:268' bound to instance 'SERIAL_TO_PARALLEL_ADDR' of component 'serial_to_parallel_16' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:212]
INFO: [Synth 8-638] synthesizing module 'serial_to_parallel_16' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'serial_to_parallel_16' (0#1) [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:275]
INFO: [Synth 8-3491] module 'serial_to_parallel_2' declared at 'D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:321' bound to instance 'SERIAL_TO_PARALLEL_EXIT' of component 'serial_to_parallel_2' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:220]
INFO: [Synth 8-638] synthesizing module 'serial_to_parallel_2' [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'serial_to_parallel_2' (0#1) [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:328]
INFO: [Synth 8-226] default block is never used [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (0#1) [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:42]
WARNING: [Synth 8-3848] Net o_mem_we in module/entity project_reti_logiche does not have driver. [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd:38]
WARNING: [Synth 8-7129] Port o_mem_we in module project_reti_logiche is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1331.727 ; gain = 500.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1331.727 ; gain = 500.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1331.727 ; gain = 500.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1331.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1421.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1421.621 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'project_reti_logiche'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |              0000000000000000001 |                            00000
                      s1 |              0000000000000000010 |                            00001
                      s2 |              0000000000000000100 |                            00010
                      s3 |              0000000000000001000 |                            00011
                      s4 |              0000000000000010000 |                            00100
                      s5 |              0000000000000100000 |                            00101
                      s6 |              0000000000001000000 |                            00110
                      s7 |              0000000000010000000 |                            00111
                      s8 |              0000000000100000000 |                            01000
                      s9 |              0000000001000000000 |                            01001
                     s10 |              0000000010000000000 |                            01010
                     s11 |              0000000100000000000 |                            01011
                     s12 |              0000001000000000000 |                            01100
                     s13 |              0000010000000000000 |                            01101
                     s14 |              0000100000000000000 |                            01110
                     s15 |              0001000000000000000 |                            01111
                     s16 |              0010000000000000000 |                            10000
                     s17 |              0100000000000000000 |                            10001
                     s18 |              1000000000000000000 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'project_reti_logiche'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	  19 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_mem_we in module project_reti_logiche is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |    33|
|4     |LUT4  |     5|
|5     |LUT5  |     2|
|6     |FDCE  |    28|
|7     |FDPE  |     1|
|8     |FDRE  |    18|
|9     |IBUF  |    12|
|10    |OBUF  |    50|
|11    |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1421.621 ; gain = 500.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.621 ; gain = 590.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1421.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1421.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ec954596
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1421.621 ; gain = 1021.633
INFO: [Common 17-1381] The checkpoint 'D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 22:04:51 2023...
