{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/tmp/2733af6e21804530a4cffceefa6d5aa7.lib ",
   "modules": {
      "\\e9_SARSA_nSteps_INDEPENDIENTES": {
         "num_wires":         5,
         "num_wire_bits":     10,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "area":              40.038400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__inv_2": 2,
            "sky130_fd_sc_hd__nor2_2": 1,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__or2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         5,
         "num_wire_bits":     10,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "area":              40.038400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__inv_2": 2,
            "sky130_fd_sc_hd__nor2_2": 1,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__or2_2": 1
         }
      }
}

