{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634662409106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634662409106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 18:53:28 2021 " "Processing started: Tue Oct 19 18:53:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634662409106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662409106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MySecondDigitalSystem -c MySecondDigitalSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off MySecondDigitalSystem -c MySecondDigitalSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662409106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634662409828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634662409828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/myseconddigitalsystem_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/myseconddigitalsystem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MySecondDigitalSystem_tb-Test_tb " "Found design unit 1: MySecondDigitalSystem_tb-Test_tb" {  } { { "simulation/modelsim/MySecondDigitalSystem_tb.vhd" "" { Text "D:/LPRS1/V1/MySecondDigitalSystem/simulation/modelsim/MySecondDigitalSystem_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634662424974 ""} { "Info" "ISGN_ENTITY_NAME" "1 MySecondDigitalSystem_tb " "Found entity 1: MySecondDigitalSystem_tb" {  } { { "simulation/modelsim/MySecondDigitalSystem_tb.vhd" "" { Text "D:/LPRS1/V1/MySecondDigitalSystem/simulation/modelsim/MySecondDigitalSystem_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634662424974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662424974 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" MySecondDigitalSystem.vhd(32) " "VHDL syntax error at MySecondDigitalSystem.vhd(32) near text \"0\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "MySecondDigitalSystem.vhd" "" { Text "D:/LPRS1/V1/MySecondDigitalSystem/MySecondDigitalSystem.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662424976 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "MySecondDigitalSystem MySecondDigitalSystem.vhd(25) " "Ignored construct MySecondDigitalSystem at MySecondDigitalSystem.vhd(25) due to previous errors" {  } { { "MySecondDigitalSystem.vhd" "" { Text "D:/LPRS1/V1/MySecondDigitalSystem/MySecondDigitalSystem.vhd" 25 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1634662424976 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement MySecondDigitalSystem.vhd(97) " "VHDL syntax error at MySecondDigitalSystem.vhd(97) near text \"0\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "MySecondDigitalSystem.vhd" "" { Text "D:/LPRS1/V1/MySecondDigitalSystem/MySecondDigitalSystem.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662424976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myseconddigitalsystem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file myseconddigitalsystem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662424977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634662425116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 19 18:53:45 2021 " "Processing ended: Tue Oct 19 18:53:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634662425116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634662425116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634662425116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634662425116 ""}
