/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe.h $
 * $brcm_Revision: Hydra_Software_Devel/4 $
 * $brcm_Date: 10/4/10 4:46p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 16:13:37 2010
 *                 MD5 Checksum         bbf6bee78f77c69f170f5da060652384
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/a0/bchp_ufe.h $
 * 
 * Hydra_Software_Devel/4   10/4/10 4:46p farshidf
 * SW3461-1: update header files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_H__
#define BCHP_UFE_H__

/***************************************************************************
 *UFE - UFE core registers
 ***************************************************************************/
#define BCHP_UFE_CTRL                            0x000f0800 /* clock/misc control register */
#define BCHP_UFE_BYP                             0x000f0804 /* bypass register */
#define BCHP_UFE_RST                             0x000f0808 /* reset control register */
#define BCHP_UFE_FRZ                             0x000f080c /* freeze control register */
#define BCHP_UFE_AGC1                            0x000f0810 /* AGC1 control register */
#define BCHP_UFE_AGC2                            0x000f0814 /* AGC2 control register */
#define BCHP_UFE_AGC3                            0x000f0818 /* AGC3 control register */
#define BCHP_UFE_AGC1_THRESH                     0x000f081c /* AGC1 threshold register */
#define BCHP_UFE_AGC2_THRESH                     0x000f0820 /* AGC2 threshold register */
#define BCHP_UFE_AGC3_THRESH                     0x000f0824 /* AGC3 threshold register */
#define BCHP_UFE_AGC1_LF                         0x000f0828 /* AGC1 loop filter register */
#define BCHP_UFE_AGC2_LF                         0x000f082c /* AGC2 loop filter register */
#define BCHP_UFE_AGC3_LF                         0x000f0830 /* AGC3 loop filter register */
#define BCHP_UFE_IQIMB_AMP_CTRL                  0x000f0834 /* IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_IQIMB_PHS_CTRL                  0x000f0838 /* IQ-Imbalance phase     correction control register */
#define BCHP_UFE_IQIMB_AMP_LF                    0x000f083c /* IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_IQIMB_PHS_LF                    0x000f0840 /* IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_DCO_CTRL                        0x000f0844 /* DCO canceller control register */
#define BCHP_UFE_DCOINTI                         0x000f0848 /* DCO integrator I */
#define BCHP_UFE_DCOINTQ                         0x000f084c /* DCO integrator Q */
#define BCHP_UFE_BMIX_FCW                        0x000f0850 /* FCW register for back mixer */
#define BCHP_UFE_FMIX_FCW                        0x000f0854 /* FCW register for front mixer */
#define BCHP_UFE_CRC_EN                          0x000f0858 /* CRC enable register */
#define BCHP_UFE_CRC                             0x000f085c /* CRC signature analyzer register */
#define BCHP_UFE_LFSR_SEED                       0x000f0860 /* LFSR initial seed */
#define BCHP_UFE_TP                              0x000f0864 /* Testport register */
#define BCHP_UFE_SPARE                           0x000f0868 /* Software spare register */

/***************************************************************************
 *CTRL - clock/misc control register
 ***************************************************************************/
/* UFE :: CTRL :: INPUT_FMT [31:31] */
#define BCHP_UFE_CTRL_INPUT_FMT_MASK                               0x80000000
#define BCHP_UFE_CTRL_INPUT_FMT_SHIFT                              31

/* UFE :: CTRL :: INPUT_EDGE [30:30] */
#define BCHP_UFE_CTRL_INPUT_EDGE_MASK                              0x40000000
#define BCHP_UFE_CTRL_INPUT_EDGE_SHIFT                             30

/* UFE :: CTRL :: IQ_SWAP [29:29] */
#define BCHP_UFE_CTRL_IQ_SWAP_MASK                                 0x20000000
#define BCHP_UFE_CTRL_IQ_SWAP_SHIFT                                29

/* UFE :: CTRL :: ZERO_Q [28:28] */
#define BCHP_UFE_CTRL_ZERO_Q_MASK                                  0x10000000
#define BCHP_UFE_CTRL_ZERO_Q_SHIFT                                 28

/* UFE :: CTRL :: NEGATE_I [27:27] */
#define BCHP_UFE_CTRL_NEGATE_I_MASK                                0x08000000
#define BCHP_UFE_CTRL_NEGATE_I_SHIFT                               27

/* UFE :: CTRL :: NEGATE_Q [26:26] */
#define BCHP_UFE_CTRL_NEGATE_Q_MASK                                0x04000000
#define BCHP_UFE_CTRL_NEGATE_Q_SHIFT                               26

/* UFE :: CTRL :: SPINV_FRONT [25:25] */
#define BCHP_UFE_CTRL_SPINV_FRONT_MASK                             0x02000000
#define BCHP_UFE_CTRL_SPINV_FRONT_SHIFT                            25

/* UFE :: CTRL :: SPINV_BACK [24:24] */
#define BCHP_UFE_CTRL_SPINV_BACK_MASK                              0x01000000
#define BCHP_UFE_CTRL_SPINV_BACK_SHIFT                             24

/* UFE :: CTRL :: LO_IF [23:23] */
#define BCHP_UFE_CTRL_LO_IF_MASK                                   0x00800000
#define BCHP_UFE_CTRL_LO_IF_SHIFT                                  23

/* UFE :: CTRL :: reserved0 [22:21] */
#define BCHP_UFE_CTRL_reserved0_MASK                               0x00600000
#define BCHP_UFE_CTRL_reserved0_SHIFT                              21

/* UFE :: CTRL :: VID_QUANT [20:18] */
#define BCHP_UFE_CTRL_VID_QUANT_MASK                               0x001c0000
#define BCHP_UFE_CTRL_VID_QUANT_SHIFT                              18

/* UFE :: CTRL :: CIC_DEC_RATIO [17:16] */
#define BCHP_UFE_CTRL_CIC_DEC_RATIO_MASK                           0x00030000
#define BCHP_UFE_CTRL_CIC_DEC_RATIO_SHIFT                          16

/* UFE :: CTRL :: reserved1 [15:15] */
#define BCHP_UFE_CTRL_reserved1_MASK                               0x00008000
#define BCHP_UFE_CTRL_reserved1_SHIFT                              15

/* UFE :: CTRL :: reserved_for_eco2 [14:11] */
#define BCHP_UFE_CTRL_reserved_for_eco2_MASK                       0x00007800
#define BCHP_UFE_CTRL_reserved_for_eco2_SHIFT                      11

/* UFE :: CTRL :: USE_EXT_VID_FREQ [10:10] */
#define BCHP_UFE_CTRL_USE_EXT_VID_FREQ_MASK                        0x00000400
#define BCHP_UFE_CTRL_USE_EXT_VID_FREQ_SHIFT                       10

/* UFE :: CTRL :: VID_DIV [09:00] */
#define BCHP_UFE_CTRL_VID_DIV_MASK                                 0x000003ff
#define BCHP_UFE_CTRL_VID_DIV_SHIFT                                0

/***************************************************************************
 *BYP - bypass register
 ***************************************************************************/
/* UFE :: BYP :: reserved0 [31:13] */
#define BCHP_UFE_BYP_reserved0_MASK                                0xffffe000
#define BCHP_UFE_BYP_reserved0_SHIFT                               13

/* UFE :: BYP :: BACK_MIX [12:12] */
#define BCHP_UFE_BYP_BACK_MIX_MASK                                 0x00001000
#define BCHP_UFE_BYP_BACK_MIX_SHIFT                                12

/* UFE :: BYP :: DCO [11:11] */
#define BCHP_UFE_BYP_DCO_MASK                                      0x00000800
#define BCHP_UFE_BYP_DCO_SHIFT                                     11

/* UFE :: BYP :: IQ_PHS [10:10] */
#define BCHP_UFE_BYP_IQ_PHS_MASK                                   0x00000400
#define BCHP_UFE_BYP_IQ_PHS_SHIFT                                  10

/* UFE :: BYP :: IQ_AMP [09:09] */
#define BCHP_UFE_BYP_IQ_AMP_MASK                                   0x00000200
#define BCHP_UFE_BYP_IQ_AMP_SHIFT                                  9

/* UFE :: BYP :: HBU [08:08] */
#define BCHP_UFE_BYP_HBU_MASK                                      0x00000100
#define BCHP_UFE_BYP_HBU_SHIFT                                     8

/* UFE :: BYP :: VID [07:07] */
#define BCHP_UFE_BYP_VID_MASK                                      0x00000080
#define BCHP_UFE_BYP_VID_SHIFT                                     7

/* UFE :: BYP :: AGC [06:04] */
#define BCHP_UFE_BYP_AGC_MASK                                      0x00000070
#define BCHP_UFE_BYP_AGC_SHIFT                                     4

/* UFE :: BYP :: reserved1 [03:03] */
#define BCHP_UFE_BYP_reserved1_MASK                                0x00000008
#define BCHP_UFE_BYP_reserved1_SHIFT                               3

/* UFE :: BYP :: HB [02:01] */
#define BCHP_UFE_BYP_HB_MASK                                       0x00000006
#define BCHP_UFE_BYP_HB_SHIFT                                      1

/* UFE :: BYP :: CIC [00:00] */
#define BCHP_UFE_BYP_CIC_MASK                                      0x00000001
#define BCHP_UFE_BYP_CIC_SHIFT                                     0

/***************************************************************************
 *RST - reset control register
 ***************************************************************************/
/* UFE :: RST :: CLKGEN_RESET [31:31] */
#define BCHP_UFE_RST_CLKGEN_RESET_MASK                             0x80000000
#define BCHP_UFE_RST_CLKGEN_RESET_SHIFT                            31

/* UFE :: RST :: DATA_RESET [30:30] */
#define BCHP_UFE_RST_DATA_RESET_MASK                               0x40000000
#define BCHP_UFE_RST_DATA_RESET_SHIFT                              30

/* UFE :: RST :: reserved0 [29:12] */
#define BCHP_UFE_RST_reserved0_MASK                                0x3ffff000
#define BCHP_UFE_RST_reserved0_SHIFT                               12

/* UFE :: RST :: DCO [11:11] */
#define BCHP_UFE_RST_DCO_MASK                                      0x00000800
#define BCHP_UFE_RST_DCO_SHIFT                                     11

/* UFE :: RST :: IQ_PHS [10:10] */
#define BCHP_UFE_RST_IQ_PHS_MASK                                   0x00000400
#define BCHP_UFE_RST_IQ_PHS_SHIFT                                  10

/* UFE :: RST :: IQ_AMP [09:09] */
#define BCHP_UFE_RST_IQ_AMP_MASK                                   0x00000200
#define BCHP_UFE_RST_IQ_AMP_SHIFT                                  9

/* UFE :: RST :: reserved1 [08:07] */
#define BCHP_UFE_RST_reserved1_MASK                                0x00000180
#define BCHP_UFE_RST_reserved1_SHIFT                               7

/* UFE :: RST :: AGC [06:04] */
#define BCHP_UFE_RST_AGC_MASK                                      0x00000070
#define BCHP_UFE_RST_AGC_SHIFT                                     4

/* UFE :: RST :: reserved2 [03:00] */
#define BCHP_UFE_RST_reserved2_MASK                                0x0000000f
#define BCHP_UFE_RST_reserved2_SHIFT                               0

/***************************************************************************
 *FRZ - freeze control register
 ***************************************************************************/
/* UFE :: FRZ :: reserved0 [31:13] */
#define BCHP_UFE_FRZ_reserved0_MASK                                0xffffe000
#define BCHP_UFE_FRZ_reserved0_SHIFT                               13

/* UFE :: FRZ :: DCO [12:12] */
#define BCHP_UFE_FRZ_DCO_MASK                                      0x00001000
#define BCHP_UFE_FRZ_DCO_SHIFT                                     12

/* UFE :: FRZ :: IQ_PHS [11:11] */
#define BCHP_UFE_FRZ_IQ_PHS_MASK                                   0x00000800
#define BCHP_UFE_FRZ_IQ_PHS_SHIFT                                  11

/* UFE :: FRZ :: IQ_AMP [10:10] */
#define BCHP_UFE_FRZ_IQ_AMP_MASK                                   0x00000400
#define BCHP_UFE_FRZ_IQ_AMP_SHIFT                                  10

/* UFE :: FRZ :: reserved1 [09:07] */
#define BCHP_UFE_FRZ_reserved1_MASK                                0x00000380
#define BCHP_UFE_FRZ_reserved1_SHIFT                               7

/* UFE :: FRZ :: AGC [06:04] */
#define BCHP_UFE_FRZ_AGC_MASK                                      0x00000070
#define BCHP_UFE_FRZ_AGC_SHIFT                                     4

/* UFE :: FRZ :: reserved2 [03:00] */
#define BCHP_UFE_FRZ_reserved2_MASK                                0x0000000f
#define BCHP_UFE_FRZ_reserved2_SHIFT                               0

/***************************************************************************
 *AGC1 - AGC1 control register
 ***************************************************************************/
/* UFE :: AGC1 :: USE_EXT_GAIN [31:31] */
#define BCHP_UFE_AGC1_USE_EXT_GAIN_MASK                            0x80000000
#define BCHP_UFE_AGC1_USE_EXT_GAIN_SHIFT                           31

/* UFE :: AGC1 :: reserved0 [30:06] */
#define BCHP_UFE_AGC1_reserved0_MASK                               0x7fffffc0
#define BCHP_UFE_AGC1_reserved0_SHIFT                              6

/* UFE :: AGC1 :: reserved_for_eco1 [05:04] */
#define BCHP_UFE_AGC1_reserved_for_eco1_MASK                       0x00000030
#define BCHP_UFE_AGC1_reserved_for_eco1_SHIFT                      4

/* UFE :: AGC1 :: BW [03:00] */
#define BCHP_UFE_AGC1_BW_MASK                                      0x0000000f
#define BCHP_UFE_AGC1_BW_SHIFT                                     0

/***************************************************************************
 *AGC2 - AGC2 control register
 ***************************************************************************/
/* UFE :: AGC2 :: USE_EXT_GAIN [31:31] */
#define BCHP_UFE_AGC2_USE_EXT_GAIN_MASK                            0x80000000
#define BCHP_UFE_AGC2_USE_EXT_GAIN_SHIFT                           31

/* UFE :: AGC2 :: reserved0 [30:06] */
#define BCHP_UFE_AGC2_reserved0_MASK                               0x7fffffc0
#define BCHP_UFE_AGC2_reserved0_SHIFT                              6

/* UFE :: AGC2 :: reserved_for_eco1 [05:04] */
#define BCHP_UFE_AGC2_reserved_for_eco1_MASK                       0x00000030
#define BCHP_UFE_AGC2_reserved_for_eco1_SHIFT                      4

/* UFE :: AGC2 :: BW [03:00] */
#define BCHP_UFE_AGC2_BW_MASK                                      0x0000000f
#define BCHP_UFE_AGC2_BW_SHIFT                                     0

/***************************************************************************
 *AGC3 - AGC3 control register
 ***************************************************************************/
/* UFE :: AGC3 :: USE_EXT_GAIN [31:31] */
#define BCHP_UFE_AGC3_USE_EXT_GAIN_MASK                            0x80000000
#define BCHP_UFE_AGC3_USE_EXT_GAIN_SHIFT                           31

/* UFE :: AGC3 :: reserved0 [30:06] */
#define BCHP_UFE_AGC3_reserved0_MASK                               0x7fffffc0
#define BCHP_UFE_AGC3_reserved0_SHIFT                              6

/* UFE :: AGC3 :: reserved_for_eco1 [05:04] */
#define BCHP_UFE_AGC3_reserved_for_eco1_MASK                       0x00000030
#define BCHP_UFE_AGC3_reserved_for_eco1_SHIFT                      4

/* UFE :: AGC3 :: BW [03:00] */
#define BCHP_UFE_AGC3_BW_MASK                                      0x0000000f
#define BCHP_UFE_AGC3_BW_SHIFT                                     0

/***************************************************************************
 *AGC1_THRESH - AGC1 threshold register
 ***************************************************************************/
/* UFE :: AGC1_THRESH :: reserved0 [31:22] */
#define BCHP_UFE_AGC1_THRESH_reserved0_MASK                        0xffc00000
#define BCHP_UFE_AGC1_THRESH_reserved0_SHIFT                       22

/* UFE :: AGC1_THRESH :: THRESHOLD [21:00] */
#define BCHP_UFE_AGC1_THRESH_THRESHOLD_MASK                        0x003fffff
#define BCHP_UFE_AGC1_THRESH_THRESHOLD_SHIFT                       0

/***************************************************************************
 *AGC2_THRESH - AGC2 threshold register
 ***************************************************************************/
/* UFE :: AGC2_THRESH :: reserved0 [31:22] */
#define BCHP_UFE_AGC2_THRESH_reserved0_MASK                        0xffc00000
#define BCHP_UFE_AGC2_THRESH_reserved0_SHIFT                       22

/* UFE :: AGC2_THRESH :: THRESHOLD [21:00] */
#define BCHP_UFE_AGC2_THRESH_THRESHOLD_MASK                        0x003fffff
#define BCHP_UFE_AGC2_THRESH_THRESHOLD_SHIFT                       0

/***************************************************************************
 *AGC3_THRESH - AGC3 threshold register
 ***************************************************************************/
/* UFE :: AGC3_THRESH :: reserved0 [31:22] */
#define BCHP_UFE_AGC3_THRESH_reserved0_MASK                        0xffc00000
#define BCHP_UFE_AGC3_THRESH_reserved0_SHIFT                       22

/* UFE :: AGC3_THRESH :: THRESHOLD [21:00] */
#define BCHP_UFE_AGC3_THRESH_THRESHOLD_MASK                        0x003fffff
#define BCHP_UFE_AGC3_THRESH_THRESHOLD_SHIFT                       0

/***************************************************************************
 *AGC1_LF - AGC1 loop filter register
 ***************************************************************************/
/* UFE :: AGC1_LF :: LF [31:00] */
#define BCHP_UFE_AGC1_LF_LF_MASK                                   0xffffffff
#define BCHP_UFE_AGC1_LF_LF_SHIFT                                  0

/***************************************************************************
 *AGC2_LF - AGC2 loop filter register
 ***************************************************************************/
/* UFE :: AGC2_LF :: LF [31:00] */
#define BCHP_UFE_AGC2_LF_LF_MASK                                   0xffffffff
#define BCHP_UFE_AGC2_LF_LF_SHIFT                                  0

/***************************************************************************
 *AGC3_LF - AGC3 loop filter register
 ***************************************************************************/
/* UFE :: AGC3_LF :: LF [31:00] */
#define BCHP_UFE_AGC3_LF_LF_MASK                                   0xffffffff
#define BCHP_UFE_AGC3_LF_LF_SHIFT                                  0

/***************************************************************************
 *IQIMB_AMP_CTRL - IQ-Imbalance amplitude correction control register
 ***************************************************************************/
/* UFE :: IQIMB_AMP_CTRL :: reserved0 [31:04] */
#define BCHP_UFE_IQIMB_AMP_CTRL_reserved0_MASK                     0xfffffff0
#define BCHP_UFE_IQIMB_AMP_CTRL_reserved0_SHIFT                    4

/* UFE :: IQIMB_AMP_CTRL :: BW [03:00] */
#define BCHP_UFE_IQIMB_AMP_CTRL_BW_MASK                            0x0000000f
#define BCHP_UFE_IQIMB_AMP_CTRL_BW_SHIFT                           0

/***************************************************************************
 *IQIMB_PHS_CTRL - IQ-Imbalance phase     correction control register
 ***************************************************************************/
/* UFE :: IQIMB_PHS_CTRL :: reserved0 [31:04] */
#define BCHP_UFE_IQIMB_PHS_CTRL_reserved0_MASK                     0xfffffff0
#define BCHP_UFE_IQIMB_PHS_CTRL_reserved0_SHIFT                    4

/* UFE :: IQIMB_PHS_CTRL :: BW [03:00] */
#define BCHP_UFE_IQIMB_PHS_CTRL_BW_MASK                            0x0000000f
#define BCHP_UFE_IQIMB_PHS_CTRL_BW_SHIFT                           0

/***************************************************************************
 *IQIMB_AMP_LF - IQ-Imbalance amplitude loop filter register
 ***************************************************************************/
/* UFE :: IQIMB_AMP_LF :: LF [31:00] */
#define BCHP_UFE_IQIMB_AMP_LF_LF_MASK                              0xffffffff
#define BCHP_UFE_IQIMB_AMP_LF_LF_SHIFT                             0

/***************************************************************************
 *IQIMB_PHS_LF - IQ-Imbalance phase     loop filter register
 ***************************************************************************/
/* UFE :: IQIMB_PHS_LF :: LF [31:00] */
#define BCHP_UFE_IQIMB_PHS_LF_LF_MASK                              0xffffffff
#define BCHP_UFE_IQIMB_PHS_LF_LF_SHIFT                             0

/***************************************************************************
 *DCO_CTRL - DCO canceller control register
 ***************************************************************************/
/* UFE :: DCO_CTRL :: reserved0 [31:06] */
#define BCHP_UFE_DCO_CTRL_reserved0_MASK                           0xffffffc0
#define BCHP_UFE_DCO_CTRL_reserved0_SHIFT                          6

/* UFE :: DCO_CTRL :: BW [05:00] */
#define BCHP_UFE_DCO_CTRL_BW_MASK                                  0x0000003f
#define BCHP_UFE_DCO_CTRL_BW_SHIFT                                 0

/***************************************************************************
 *DCOINTI - DCO integrator I
 ***************************************************************************/
/* UFE :: DCOINTI :: INT [31:00] */
#define BCHP_UFE_DCOINTI_INT_MASK                                  0xffffffff
#define BCHP_UFE_DCOINTI_INT_SHIFT                                 0

/***************************************************************************
 *DCOINTQ - DCO integrator Q
 ***************************************************************************/
/* UFE :: DCOINTQ :: INT [31:00] */
#define BCHP_UFE_DCOINTQ_INT_MASK                                  0xffffffff
#define BCHP_UFE_DCOINTQ_INT_SHIFT                                 0

/***************************************************************************
 *BMIX_FCW - FCW register for back mixer
 ***************************************************************************/
/* UFE :: BMIX_FCW :: FCW [31:00] */
#define BCHP_UFE_BMIX_FCW_FCW_MASK                                 0xffffffff
#define BCHP_UFE_BMIX_FCW_FCW_SHIFT                                0

/***************************************************************************
 *FMIX_FCW - FCW register for front mixer
 ***************************************************************************/
/* UFE :: FMIX_FCW :: FCW [31:00] */
#define BCHP_UFE_FMIX_FCW_FCW_MASK                                 0xffffffff
#define BCHP_UFE_FMIX_FCW_FCW_SHIFT                                0

/***************************************************************************
 *CRC_EN - CRC enable register
 ***************************************************************************/
/* UFE :: CRC_EN :: ENABLE [31:31] */
#define BCHP_UFE_CRC_EN_ENABLE_MASK                                0x80000000
#define BCHP_UFE_CRC_EN_ENABLE_SHIFT                               31

/* UFE :: CRC_EN :: COUNT [30:00] */
#define BCHP_UFE_CRC_EN_COUNT_MASK                                 0x7fffffff
#define BCHP_UFE_CRC_EN_COUNT_SHIFT                                0

/***************************************************************************
 *CRC - CRC signature analyzer register
 ***************************************************************************/
/* UFE :: CRC :: VALUE [31:00] */
#define BCHP_UFE_CRC_VALUE_MASK                                    0xffffffff
#define BCHP_UFE_CRC_VALUE_SHIFT                                   0

/***************************************************************************
 *LFSR_SEED - LFSR initial seed
 ***************************************************************************/
/* UFE :: LFSR_SEED :: SEED [31:00] */
#define BCHP_UFE_LFSR_SEED_SEED_MASK                               0xffffffff
#define BCHP_UFE_LFSR_SEED_SEED_SHIFT                              0

/***************************************************************************
 *TP - Testport register
 ***************************************************************************/
/* UFE :: TP :: TPOUT_EN [31:31] */
#define BCHP_UFE_TP_TPOUT_EN_MASK                                  0x80000000
#define BCHP_UFE_TP_TPOUT_EN_SHIFT                                 31

/* UFE :: TP :: TPOUT_SEL [30:26] */
#define BCHP_UFE_TP_TPOUT_SEL_MASK                                 0x7c000000
#define BCHP_UFE_TP_TPOUT_SEL_SHIFT                                26

/* UFE :: TP :: reserved0 [25:08] */
#define BCHP_UFE_TP_reserved0_MASK                                 0x03ffff00
#define BCHP_UFE_TP_reserved0_SHIFT                                8

/* UFE :: TP :: AI_CHK_I [07:07] */
#define BCHP_UFE_TP_AI_CHK_I_MASK                                  0x00000080
#define BCHP_UFE_TP_AI_CHK_I_SHIFT                                 7

/* UFE :: TP :: AI_CHK_Q [06:06] */
#define BCHP_UFE_TP_AI_CHK_Q_MASK                                  0x00000040
#define BCHP_UFE_TP_AI_CHK_Q_SHIFT                                 6

/* UFE :: TP :: RECORD_ADC_SEL [05:04] */
#define BCHP_UFE_TP_RECORD_ADC_SEL_MASK                            0x00000030
#define BCHP_UFE_TP_RECORD_ADC_SEL_SHIFT                           4

/* UFE :: TP :: RECORD_ADC [03:03] */
#define BCHP_UFE_TP_RECORD_ADC_MASK                                0x00000008
#define BCHP_UFE_TP_RECORD_ADC_SHIFT                               3

/* UFE :: TP :: FIXED_RECORD_ADC [02:02] */
#define BCHP_UFE_TP_FIXED_RECORD_ADC_MASK                          0x00000004
#define BCHP_UFE_TP_FIXED_RECORD_ADC_SHIFT                         2

/* UFE :: TP :: LFSR_EN [01:01] */
#define BCHP_UFE_TP_LFSR_EN_MASK                                   0x00000002
#define BCHP_UFE_TP_LFSR_EN_SHIFT                                  1

/* UFE :: TP :: reserved1 [00:00] */
#define BCHP_UFE_TP_reserved1_MASK                                 0x00000001
#define BCHP_UFE_TP_reserved1_SHIFT                                0

/***************************************************************************
 *SPARE - Software spare register
 ***************************************************************************/
/* UFE :: SPARE :: spare [31:00] */
#define BCHP_UFE_SPARE_spare_MASK                                  0xffffffff
#define BCHP_UFE_SPARE_spare_SHIFT                                 0

#endif /* #ifndef BCHP_UFE_H__ */

/* End of File */
