#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov  7 23:35:28 2023
# Process ID: 2933
# Current directory: /home/petru/Facultate/DSD/DSD_Core
# Command line: vivado -source DSD_core.xpr
# Log file: /home/petru/Facultate/DSD/DSD_Core/vivado.log
# Journal file: /home/petru/Facultate/DSD/DSD_Core/vivado.jou
# Running On: PetruMint, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 12, Host memory: 32742 MB
#-----------------------------------------------------------
start_gui
open_project DSD_core.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/petru/Facultate/DSD/DSD_Core/DSD_core.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v w ]
add_files /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 00:02:02 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_2:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v} 106
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v} -line 96
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 225 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 225 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 129
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v} -line 106
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 129
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 131
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 133
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 135
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 137
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 131
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 133
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 135
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 137
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 00:21:34 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 129 in file '/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 131 in file '/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 133 in file '/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 135 in file '/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v' not restored because it is no longer a breakable line.
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 137
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 137
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v} 106
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 225 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 235 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
Stopped at time : 235 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 106
run 10 us
$finish called at time : 235 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 112
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/macros.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/macros.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v:]
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v} -line 106
create_fileset -simset multiply_algorithm
file mkdir /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new
set_property SOURCE_SET sources_1 [get_filesets multiply_algorithm]
close [ open /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v w ]
add_files -fileset multiply_algorithm /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v
update_compile_order -fileset multiply_algorithm
update_compile_order -fileset multiply_algorithm
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 235 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" Line 111
launch_simulation -simset [get_filesets multiply_algorithm ]
Command: launch_simulation  -simset multiply_algorithm
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'multiply_algorithm'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'multiply_algorithm'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_algorithm_tb_behav -key {Behavioral:multiply_algorithm:Functional:multiply_algorithm_tb} -tclbatch {multiply_algorithm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiply_algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 9104.133 ; gain = 0.000 ; free physical = 22808 ; free virtual = 43092
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 105512 KB (Peak: 162784 KB), Simulation CPU Usage: 20220 ms
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
run all
$finish called at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 167
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
run all
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 167
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 168
run all
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 168
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 167
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 168
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 167
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 168
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 167
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 168
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 167
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 168
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 167
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 168
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 00:47:21 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 9125.156 ; gain = 0.000 ; free physical = 24232 ; free virtual = 43203
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 105512 KB (Peak: 162784 KB), Simulation CPU Usage: 10810 ms
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
run 10 us
Stopped at time : 1005 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 1015 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 00:50:28 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
run all
$finish called at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v} 34
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 00:58:10 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v} -line 34
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:00:37 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 81
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 83
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 82
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 85
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 86
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 88
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} 89
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 82
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 83
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 85
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 86
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 88
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 89
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" Line 81
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 81
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 82
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 83
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 85
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 86
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 88
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v} -line 89
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:10:45 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:14:14 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v} 34
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" Line 34
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:18:53 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v} -line 34
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:23:09 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'opcode' is not declared under prefix 'op2' [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'opcode' is not declared under prefix 'op2' [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets multiply_algorithm ]
Command: launch_simulation  -simset multiply_algorithm
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'multiply_algorithm'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'multiply_algorithm'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'opcode' is not declared under prefix 'op2' [/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:25:43 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
launch_simulation -simset [get_filesets multiply_algorithm ]
Command: launch_simulation  -simset multiply_algorithm
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'multiply_algorithm'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'multiply_algorithm'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_algorithm_tb_behav -key {Behavioral:multiply_algorithm:Functional:multiply_algorithm_tb} -tclbatch {multiply_algorithm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiply_algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:30:07 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:31:33 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:32:37 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:37:55 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:38:48 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:41:18 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:48:29 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:54:12 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:58:00 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 01:58:55 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:00:19 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:05:29 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:05:59 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:08:21 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7z020clg400-1Q
INFO: [Device 21-403] Loading part xa7z020clg400-1Q
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11040.414 ; gain = 0.000 ; free physical = 23880 ; free virtual = 42273
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11133.973 ; gain = 0.000 ; free physical = 23804 ; free virtual = 42197
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets multiply_algorithm ]
Command: launch_simulation  -simset multiply_algorithm
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'multiply_algorithm'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'multiply_algorithm'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_algorithm_tb_behav -key {Behavioral:multiply_algorithm:Functional:multiply_algorithm_tb} -tclbatch {multiply_algorithm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiply_algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:18:23 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:25:30 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:27:09 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:38:12 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/seq_core.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:40:17 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/utils_1/imports/synth_1/seq_core.dcp with file /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/alu_module.dcp
launch_runs synth_1 -jobs 6
[Wed Nov  8 02:41:59 2023] Launched synth_1...
Run output will be captured here: /home/petru/Facultate/DSD/DSD_Core/DSD_core.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 85 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 95 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 105 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 125 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 135 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 145 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 155 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 225 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 225 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
$finish called at time : 225 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 75 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
add_bp {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 15 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 25 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 35 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 45 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 55 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
run 10 us
Stopped at time : 65 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 6 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 104
remove_bps -file {/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v} -line 104
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 275 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
relaunch_sim
Command: launch_simulation -step compile -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset multiply_algorithm -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'multiply_algorithm'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_Core/DSD_core.sim/multiply_algorithm/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/multiply_algorithm/new/multiply_algorithm_tb.v" Line 110
