
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -204.50

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3470.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.88    0.72    1.16 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.28    1.28   library removal time
                                  1.28   data required time
-----------------------------------------------------------------------------
                                  1.28   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.67    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.22    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3470.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.88    0.72    1.16 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.16   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.15    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.13    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.00    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   55.87    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.93    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.13    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.33    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   50.47    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.30    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.48    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.17    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    0.99    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.34    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    1.51    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   34.40    0.16    0.19    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.79    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    3.50    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20603_/A (INV_X1)
     7   16.79    0.04    0.06    1.05 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.05 ^ _20604_/A2 (NAND2_X1)
     1    3.51    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    3.04    0.01    0.08    1.16 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.16 v _30168_/CI (FA_X1)
     1    1.80    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.82    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    3.87    0.02    0.09    1.37 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.37 v _30174_/A (FA_X1)
     1    1.99    0.01    0.12    1.48 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.48 ^ _21168_/A (INV_X1)
     1    3.83    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    4.01    0.02    0.12    1.61 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.61 ^ _30179_/A (FA_X1)
     1    1.75    0.01    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.70 v _21495_/A (INV_X1)
     1    3.71    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.63    0.03    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    6.08    0.02    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.81 v _23570_/A (AOI21_X1)
     3    6.34    0.04    0.07    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    3.97    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    1.71    0.01    0.01    1.96 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.96 v _23718_/B2 (AOI21_X1)
     3    9.66    0.06    0.07    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.06 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.06 v _23720_/B (XOR2_X1)
     1    4.86    0.04    0.05    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.04    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    2.12    0.03    0.02    2.12 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.12 v _23722_/A3 (NOR3_X1)
     2    9.22    0.08    0.11    2.24 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.24 ^ _23724_/B1 (OAI22_X1)
     1    1.73    0.02    0.03    2.27 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.27 v _23725_/B2 (AOI21_X1)
     4   16.85    0.09    0.11    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   26.71    0.06    0.09    2.47 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24205_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.50 v _24205_/ZN (OAI21_X1)
                                         _01371_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3470.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.88    0.72    1.16 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.16   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.15    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.13    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.00    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   55.87    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.93    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.13    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.33    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   50.47    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.30    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.48    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.17    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    0.99    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.34    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    1.51    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   34.40    0.16    0.19    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.79    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    3.50    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20603_/A (INV_X1)
     7   16.79    0.04    0.06    1.05 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.05 ^ _20604_/A2 (NAND2_X1)
     1    3.51    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    3.04    0.01    0.08    1.16 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.16 v _30168_/CI (FA_X1)
     1    1.80    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.82    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    3.87    0.02    0.09    1.37 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.37 v _30174_/A (FA_X1)
     1    1.99    0.01    0.12    1.48 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.48 ^ _21168_/A (INV_X1)
     1    3.83    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    4.01    0.02    0.12    1.61 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.61 ^ _30179_/A (FA_X1)
     1    1.75    0.01    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.70 v _21495_/A (INV_X1)
     1    3.71    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.63    0.03    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    6.08    0.02    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.81 v _23570_/A (AOI21_X1)
     3    6.34    0.04    0.07    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    3.97    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    1.71    0.01    0.01    1.96 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.96 v _23718_/B2 (AOI21_X1)
     3    9.66    0.06    0.07    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.06 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.06 v _23720_/B (XOR2_X1)
     1    4.86    0.04    0.05    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.04    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    2.12    0.03    0.02    2.12 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.12 v _23722_/A3 (NOR3_X1)
     2    9.22    0.08    0.11    2.24 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.24 ^ _23724_/B1 (OAI22_X1)
     1    1.73    0.02    0.03    2.27 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.27 v _23725_/B2 (AOI21_X1)
     4   16.85    0.09    0.11    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   26.71    0.06    0.09    2.47 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24205_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.50 v _24205_/ZN (OAI21_X1)
                                         _01371_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   41.55  -16.22 (VIOLATED)
_22176_/ZN                             23.23   38.61  -15.38 (VIOLATED)
_22217_/ZN                             23.23   38.53  -15.30 (VIOLATED)
_27512_/ZN                             23.23   38.33  -15.10 (VIOLATED)
_20440_/ZN                             10.47   25.04  -14.57 (VIOLATED)
_22073_/ZN                             23.23   37.40  -14.17 (VIOLATED)
_22344_/ZN                             23.23   37.34  -14.10 (VIOLATED)
_22284_/ZN                             23.23   36.58  -13.35 (VIOLATED)
_22133_/ZN                             23.23   35.83  -12.60 (VIOLATED)
_22089_/ZN                             23.23   35.34  -12.11 (VIOLATED)
_19731_/ZN                             26.02   37.40  -11.38 (VIOLATED)
_18215_/ZN                             26.02   37.31  -11.29 (VIOLATED)
_27504_/ZN                             23.23   34.36  -11.13 (VIOLATED)
_24776_/ZN                             16.02   26.73  -10.70 (VIOLATED)
_19553_/ZN                             26.02   36.61  -10.59 (VIOLATED)
_18303_/ZN                             25.33   35.67  -10.34 (VIOLATED)
_19183_/ZN                             26.70   37.00  -10.30 (VIOLATED)
_20328_/ZN                             16.02   25.87   -9.84 (VIOLATED)
_18977_/ZN                             26.02   35.85   -9.83 (VIOLATED)
_20319_/Z                              25.33   35.16   -9.83 (VIOLATED)
_19924_/ZN                             25.33   34.95   -9.62 (VIOLATED)
_18471_/ZN                             25.33   34.83   -9.50 (VIOLATED)
_20318_/Z                              25.33   34.68   -9.35 (VIOLATED)
_18429_/ZN                             26.02   35.27   -9.26 (VIOLATED)
_18225_/ZN                             26.02   35.22   -9.20 (VIOLATED)
_18358_/ZN                             25.33   34.40   -9.07 (VIOLATED)
_18028_/ZN                             26.02   34.82   -8.80 (VIOLATED)
_19370_/ZN                             26.02   34.45   -8.43 (VIOLATED)
_22911_/ZN                             10.47   18.84   -8.36 (VIOLATED)
_18417_/ZN                             26.02   34.02   -8.01 (VIOLATED)
_22052_/ZN                             23.23   31.14   -7.91 (VIOLATED)
_27522_/ZN                             23.23   31.03   -7.80 (VIOLATED)
_20890_/ZN                             16.02   23.72   -7.70 (VIOLATED)
_22363_/ZN                             26.05   33.30   -7.25 (VIOLATED)
_19965_/ZN                             25.33   32.44   -7.11 (VIOLATED)
_25831_/ZN                             10.47   16.96   -6.49 (VIOLATED)
_20147_/ZN                             10.47   16.74   -6.27 (VIOLATED)
_19863_/ZN                             25.33   31.37   -6.04 (VIOLATED)
_18055_/ZN                             28.99   34.32   -5.33 (VIOLATED)
_19681_/ZN                             25.33   30.11   -4.78 (VIOLATED)
_18615_/ZN                             28.99   33.77   -4.78 (VIOLATED)
_23322_/ZN                             10.47   15.14   -4.67 (VIOLATED)
_19781_/ZN                             25.33   29.52   -4.19 (VIOLATED)
_22868_/ZN                             10.47   14.55   -4.08 (VIOLATED)
_27336_/ZN                             25.33   28.40   -3.07 (VIOLATED)
_18603_/ZN                             26.02   29.05   -3.04 (VIOLATED)
_19384_/ZN                             26.70   29.71   -3.01 (VIOLATED)
_22831_/ZN                             10.47   13.44   -2.97 (VIOLATED)
_20352_/ZN                             16.02   18.98   -2.96 (VIOLATED)
_22301_/ZN                             10.47   13.06   -2.59 (VIOLATED)
_23367_/ZN                             16.02   18.60   -2.58 (VIOLATED)
_23513_/ZN                             13.81   16.31   -2.50 (VIOLATED)
_22360_/ZN                             10.47   12.76   -2.29 (VIOLATED)
_17229_/ZN                             16.02   17.97   -1.95 (VIOLATED)
_21844_/ZN                             10.47   12.23   -1.76 (VIOLATED)
_21836_/ZN                             10.47   12.00   -1.53 (VIOLATED)
_20148_/ZN                             10.47   11.64   -1.17 (VIOLATED)
_17534_/ZN                             13.81   14.80   -0.99 (VIOLATED)
_19421_/ZN                             25.33   25.84   -0.51 (VIOLATED)
_22195_/ZN                             16.02   16.26   -0.24 (VIOLATED)
_17872_/ZN                             25.33   25.39   -0.06 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05529884994029999

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2785

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.224157333374023

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6405

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1158

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1305

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.61 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.06    0.73 v _18357_/Z (MUX2_X1)
   0.19    0.91 ^ _18358_/ZN (AOI21_X1)
   0.06    0.97 ^ _20581_/ZN (AND2_X1)
   0.02    0.99 v _20582_/ZN (AOI21_X1)
   0.06    1.05 ^ _20603_/ZN (INV_X1)
   0.02    1.07 v _20604_/ZN (NAND2_X1)
   0.08    1.16 v _30153_/CO (FA_X1)
   0.11    1.27 ^ _30168_/S (FA_X1)
   0.01    1.28 v _21493_/ZN (INV_X1)
   0.09    1.37 v _30169_/S (FA_X1)
   0.12    1.48 ^ _30174_/S (FA_X1)
   0.01    1.50 v _21168_/ZN (INV_X1)
   0.12    1.61 ^ _30178_/S (FA_X1)
   0.09    1.70 v _30179_/S (FA_X1)
   0.02    1.72 ^ _21495_/ZN (INV_X1)
   0.06    1.78 ^ _30534_/S (HA_X1)
   0.03    1.81 v _23568_/ZN (AOI21_X1)
   0.07    1.88 ^ _23570_/ZN (AOI21_X1)
   0.07    1.95 ^ _23655_/ZN (AND4_X1)
   0.01    1.96 v _23717_/ZN (NOR2_X1)
   0.07    2.03 ^ _23718_/ZN (AOI21_X1)
   0.02    2.06 v _23719_/ZN (AOI21_X1)
   0.05    2.11 ^ _23720_/Z (XOR2_X1)
   0.02    2.12 v _23721_/ZN (NOR2_X1)
   0.11    2.24 ^ _23722_/ZN (NOR3_X1)
   0.03    2.27 v _23724_/ZN (OAI22_X1)
   0.11    2.38 ^ _23725_/ZN (AOI21_X1)
   0.10    2.47 ^ _23726_/Z (BUF_X1)
   0.03    2.50 v _24205_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5014

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3458

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.824258

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.27e-02  16.4%
Combinational          2.99e-02   3.43e-02   4.29e-04   6.46e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.61e-02   5.85e-04   7.77e-02 100.0%
                          52.8%      46.5%       0.8%
