Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 16:05:58 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/threshold_hls_timing_synth.rpt
| Design       : threshold_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 packets_cast_loc_cha_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.359ns (36.608%)  route 4.085ns (63.392%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=765, unset)          0.973     0.973    packets_cast_loc_cha_U/ap_clk
                         FDSE                                         r  packets_cast_loc_cha_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  packets_cast_loc_cha_U/mOutPtr_reg[0]/Q
                         net (fo=6, unplaced)         0.502     1.993    packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/mOutPtr[0]
                         LUT2 (Prop_lut2_I0_O)        0.321     2.314 r  packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=20, unplaced)        1.171     3.485    packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/shiftReg_addr[0]
                         SRL16E (Prop_srl16e_A0_Q)    0.124     3.609 r  packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][2]_srl3/Q
                         net (fo=2, unplaced)         0.975     4.584    Loop_1_proc_U0/out[2]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.708 r  Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     5.347    Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.867 r  Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.876    Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.993 r  Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.993    Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.172 r  Loop_1_proc_U0/tmp_4_i_fu_114_p2_carry__1/CO[1]
                         net (fo=5, unplaced)         0.340     6.512    Loop_1_proc_U0/tmp_4_i_fu_114_p2
                         LUT6 (Prop_lut6_I2_O)        0.332     6.844 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_2/O
                         net (fo=1, unplaced)         0.449     7.293    Loop_1_proc_U0/ap_CS_fsm[2]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.417 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.417    Loop_1_proc_U0/ap_NS_fsm[2]
                         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=765, unset)          0.924     6.924    Loop_1_proc_U0/ap_clk
                         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
                         FDRE (Setup_fdre_C_D)        0.077     6.966    Loop_1_proc_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.451    




