entity mul5b_boog is
   port (
      x   : in      bit_vector(4 downto 0);
      y   : in      bit_vector(4 downto 0);
      z   : out     bit_vector(9 downto 0);
      vdd : in      bit;
      vss : in      bit
 );
end mul5b_boog;

architecture structural of mul5b_boog is
Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx3_x1
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      nq   : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa3ao322_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a2a24_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      i7  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx3_x2
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx2_x2
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal not_x              : bit_vector( 4 downto 0);
signal not_y              : bit_vector( 4 downto 0);
signal xr2_x1_sig         : bit;
signal xr2_x1_6_sig       : bit;
signal xr2_x1_5_sig       : bit;
signal xr2_x1_4_sig       : bit;
signal xr2_x1_3_sig       : bit;
signal xr2_x1_2_sig       : bit;
signal on12_x1_sig        : bit;
signal on12_x1_6_sig      : bit;
signal on12_x1_5_sig      : bit;
signal on12_x1_4_sig      : bit;
signal on12_x1_3_sig      : bit;
signal on12_x1_2_sig      : bit;
signal oa3ao322_x2_sig    : bit;
signal oa2ao222_x2_sig    : bit;
signal oa2ao222_x2_9_sig  : bit;
signal oa2ao222_x2_8_sig  : bit;
signal oa2ao222_x2_7_sig  : bit;
signal oa2ao222_x2_6_sig  : bit;
signal oa2ao222_x2_5_sig  : bit;
signal oa2ao222_x2_4_sig  : bit;
signal oa2ao222_x2_3_sig  : bit;
signal oa2ao222_x2_2_sig  : bit;
signal oa2a2a2a24_x2_sig  : bit;
signal oa2a22_x2_sig      : bit;
signal oa2a22_x2_6_sig    : bit;
signal oa2a22_x2_5_sig    : bit;
signal oa2a22_x2_4_sig    : bit;
signal oa2a22_x2_3_sig    : bit;
signal oa2a22_x2_2_sig    : bit;
signal oa22_x2_sig        : bit;
signal oa22_x2_9_sig      : bit;
signal oa22_x2_8_sig      : bit;
signal oa22_x2_7_sig      : bit;
signal oa22_x2_6_sig      : bit;
signal oa22_x2_5_sig      : bit;
signal oa22_x2_4_sig      : bit;
signal oa22_x2_3_sig      : bit;
signal oa22_x2_2_sig      : bit;
signal oa22_x2_20_sig     : bit;
signal oa22_x2_19_sig     : bit;
signal oa22_x2_18_sig     : bit;
signal oa22_x2_17_sig     : bit;
signal oa22_x2_16_sig     : bit;
signal oa22_x2_15_sig     : bit;
signal oa22_x2_14_sig     : bit;
signal oa22_x2_13_sig     : bit;
signal oa22_x2_12_sig     : bit;
signal oa22_x2_11_sig     : bit;
signal oa22_x2_10_sig     : bit;
signal o4_x2_sig          : bit;
signal o3_x2_sig          : bit;
signal o3_x2_9_sig        : bit;
signal o3_x2_8_sig        : bit;
signal o3_x2_7_sig        : bit;
signal o3_x2_6_sig        : bit;
signal o3_x2_5_sig        : bit;
signal o3_x2_4_sig        : bit;
signal o3_x2_3_sig        : bit;
signal o3_x2_2_sig        : bit;
signal o3_x2_10_sig       : bit;
signal o2_x2_sig          : bit;
signal o2_x2_9_sig        : bit;
signal o2_x2_8_sig        : bit;
signal o2_x2_7_sig        : bit;
signal o2_x2_6_sig        : bit;
signal o2_x2_5_sig        : bit;
signal o2_x2_4_sig        : bit;
signal o2_x2_3_sig        : bit;
signal o2_x2_2_sig        : bit;
signal o2_x2_19_sig       : bit;
signal o2_x2_18_sig       : bit;
signal o2_x2_17_sig       : bit;
signal o2_x2_16_sig       : bit;
signal o2_x2_15_sig       : bit;
signal o2_x2_14_sig       : bit;
signal o2_x2_13_sig       : bit;
signal o2_x2_12_sig       : bit;
signal o2_x2_11_sig       : bit;
signal o2_x2_10_sig       : bit;
signal nxr2_x1_sig        : bit;
signal nxr2_x1_2_sig      : bit;
signal not_aux99          : bit;
signal not_aux98          : bit;
signal not_aux95          : bit;
signal not_aux92          : bit;
signal not_aux91          : bit;
signal not_aux90          : bit;
signal not_aux9           : bit;
signal not_aux88          : bit;
signal not_aux87          : bit;
signal not_aux86          : bit;
signal not_aux83          : bit;
signal not_aux8           : bit;
signal not_aux79          : bit;
signal not_aux78          : bit;
signal not_aux77          : bit;
signal not_aux76          : bit;
signal not_aux74          : bit;
signal not_aux72          : bit;
signal not_aux71          : bit;
signal not_aux70          : bit;
signal not_aux68          : bit;
signal not_aux67          : bit;
signal not_aux66          : bit;
signal not_aux64          : bit;
signal not_aux63          : bit;
signal not_aux6           : bit;
signal not_aux56          : bit;
signal not_aux55          : bit;
signal not_aux48          : bit;
signal not_aux47          : bit;
signal not_aux46          : bit;
signal not_aux45          : bit;
signal not_aux44          : bit;
signal not_aux43          : bit;
signal not_aux40          : bit;
signal not_aux39          : bit;
signal not_aux38          : bit;
signal not_aux37          : bit;
signal not_aux35          : bit;
signal not_aux34          : bit;
signal not_aux33          : bit;
signal not_aux32          : bit;
signal not_aux31          : bit;
signal not_aux3           : bit;
signal not_aux28          : bit;
signal not_aux26          : bit;
signal not_aux25          : bit;
signal not_aux23          : bit;
signal not_aux227         : bit;
signal not_aux226         : bit;
signal not_aux225         : bit;
signal not_aux224         : bit;
signal not_aux222         : bit;
signal not_aux220         : bit;
signal not_aux22          : bit;
signal not_aux218         : bit;
signal not_aux211         : bit;
signal not_aux210         : bit;
signal not_aux209         : bit;
signal not_aux208         : bit;
signal not_aux206         : bit;
signal not_aux203         : bit;
signal not_aux201         : bit;
signal not_aux200         : bit;
signal not_aux20          : bit;
signal not_aux2           : bit;
signal not_aux199         : bit;
signal not_aux197         : bit;
signal not_aux196         : bit;
signal not_aux195         : bit;
signal not_aux194         : bit;
signal not_aux193         : bit;
signal not_aux191         : bit;
signal not_aux190         : bit;
signal not_aux184         : bit;
signal not_aux179         : bit;
signal not_aux176         : bit;
signal not_aux173         : bit;
signal not_aux172         : bit;
signal not_aux171         : bit;
signal not_aux170         : bit;
signal not_aux17          : bit;
signal not_aux168         : bit;
signal not_aux167         : bit;
signal not_aux165         : bit;
signal not_aux164         : bit;
signal not_aux161         : bit;
signal not_aux160         : bit;
signal not_aux157         : bit;
signal not_aux156         : bit;
signal not_aux154         : bit;
signal not_aux15          : bit;
signal not_aux149         : bit;
signal not_aux146         : bit;
signal not_aux144         : bit;
signal not_aux143         : bit;
signal not_aux14          : bit;
signal not_aux137         : bit;
signal not_aux136         : bit;
signal not_aux134         : bit;
signal not_aux13          : bit;
signal not_aux126         : bit;
signal not_aux125         : bit;
signal not_aux124         : bit;
signal not_aux121         : bit;
signal not_aux12          : bit;
signal not_aux117         : bit;
signal not_aux115         : bit;
signal not_aux112         : bit;
signal not_aux111         : bit;
signal not_aux110         : bit;
signal not_aux109         : bit;
signal not_aux106         : bit;
signal not_aux105         : bit;
signal not_aux104         : bit;
signal not_aux103         : bit;
signal not_aux102         : bit;
signal not_aux101         : bit;
signal not_aux100         : bit;
signal not_aux1           : bit;
signal not_aux0           : bit;
signal noa2ao222_x1_sig   : bit;
signal noa2ao222_x1_2_sig : bit;
signal noa22_x1_sig       : bit;
signal noa22_x1_9_sig     : bit;
signal noa22_x1_8_sig     : bit;
signal noa22_x1_7_sig     : bit;
signal noa22_x1_6_sig     : bit;
signal noa22_x1_5_sig     : bit;
signal noa22_x1_4_sig     : bit;
signal noa22_x1_3_sig     : bit;
signal noa22_x1_2_sig     : bit;
signal noa22_x1_14_sig    : bit;
signal noa22_x1_13_sig    : bit;
signal noa22_x1_12_sig    : bit;
signal noa22_x1_11_sig    : bit;
signal noa22_x1_10_sig    : bit;
signal no4_x1_sig         : bit;
signal no4_x1_3_sig       : bit;
signal no4_x1_2_sig       : bit;
signal no3_x1_sig         : bit;
signal no3_x1_5_sig       : bit;
signal no3_x1_4_sig       : bit;
signal no3_x1_3_sig       : bit;
signal no3_x1_2_sig       : bit;
signal no2_x1_sig         : bit;
signal no2_x1_9_sig       : bit;
signal no2_x1_8_sig       : bit;
signal no2_x1_7_sig       : bit;
signal no2_x1_6_sig       : bit;
signal no2_x1_5_sig       : bit;
signal no2_x1_4_sig       : bit;
signal no2_x1_3_sig       : bit;
signal no2_x1_2_sig       : bit;
signal no2_x1_21_sig      : bit;
signal no2_x1_20_sig      : bit;
signal no2_x1_19_sig      : bit;
signal no2_x1_18_sig      : bit;
signal no2_x1_17_sig      : bit;
signal no2_x1_16_sig      : bit;
signal no2_x1_15_sig      : bit;
signal no2_x1_14_sig      : bit;
signal no2_x1_13_sig      : bit;
signal no2_x1_12_sig      : bit;
signal no2_x1_11_sig      : bit;
signal no2_x1_10_sig      : bit;
signal nmx3_x1_sig        : bit;
signal nmx2_x1_sig        : bit;
signal nao2o22_x1_sig     : bit;
signal nao2o22_x1_2_sig   : bit;
signal nao22_x1_sig       : bit;
signal nao22_x1_9_sig     : bit;
signal nao22_x1_8_sig     : bit;
signal nao22_x1_7_sig     : bit;
signal nao22_x1_6_sig     : bit;
signal nao22_x1_5_sig     : bit;
signal nao22_x1_4_sig     : bit;
signal nao22_x1_43_sig    : bit;
signal nao22_x1_42_sig    : bit;
signal nao22_x1_41_sig    : bit;
signal nao22_x1_40_sig    : bit;
signal nao22_x1_3_sig     : bit;
signal nao22_x1_39_sig    : bit;
signal nao22_x1_38_sig    : bit;
signal nao22_x1_37_sig    : bit;
signal nao22_x1_36_sig    : bit;
signal nao22_x1_35_sig    : bit;
signal nao22_x1_34_sig    : bit;
signal nao22_x1_33_sig    : bit;
signal nao22_x1_32_sig    : bit;
signal nao22_x1_31_sig    : bit;
signal nao22_x1_30_sig    : bit;
signal nao22_x1_2_sig     : bit;
signal nao22_x1_29_sig    : bit;
signal nao22_x1_28_sig    : bit;
signal nao22_x1_27_sig    : bit;
signal nao22_x1_26_sig    : bit;
signal nao22_x1_25_sig    : bit;
signal nao22_x1_24_sig    : bit;
signal nao22_x1_23_sig    : bit;
signal nao22_x1_22_sig    : bit;
signal nao22_x1_21_sig    : bit;
signal nao22_x1_20_sig    : bit;
signal nao22_x1_19_sig    : bit;
signal nao22_x1_18_sig    : bit;
signal nao22_x1_17_sig    : bit;
signal nao22_x1_16_sig    : bit;
signal nao22_x1_15_sig    : bit;
signal nao22_x1_14_sig    : bit;
signal nao22_x1_13_sig    : bit;
signal nao22_x1_12_sig    : bit;
signal nao22_x1_11_sig    : bit;
signal nao22_x1_10_sig    : bit;
signal na4_x1_sig         : bit;
signal na4_x1_7_sig       : bit;
signal na4_x1_6_sig       : bit;
signal na4_x1_5_sig       : bit;
signal na4_x1_4_sig       : bit;
signal na4_x1_3_sig       : bit;
signal na4_x1_2_sig       : bit;
signal na3_x1_sig         : bit;
signal na3_x1_9_sig       : bit;
signal na3_x1_8_sig       : bit;
signal na3_x1_7_sig       : bit;
signal na3_x1_6_sig       : bit;
signal na3_x1_5_sig       : bit;
signal na3_x1_4_sig       : bit;
signal na3_x1_3_sig       : bit;
signal na3_x1_2_sig       : bit;
signal na3_x1_26_sig      : bit;
signal na3_x1_25_sig      : bit;
signal na3_x1_24_sig      : bit;
signal na3_x1_23_sig      : bit;
signal na3_x1_22_sig      : bit;
signal na3_x1_21_sig      : bit;
signal na3_x1_20_sig      : bit;
signal na3_x1_19_sig      : bit;
signal na3_x1_18_sig      : bit;
signal na3_x1_17_sig      : bit;
signal na3_x1_16_sig      : bit;
signal na3_x1_15_sig      : bit;
signal na3_x1_14_sig      : bit;
signal na3_x1_13_sig      : bit;
signal na3_x1_12_sig      : bit;
signal na3_x1_11_sig      : bit;
signal na3_x1_10_sig      : bit;
signal na2_x1_sig         : bit;
signal na2_x1_9_sig       : bit;
signal na2_x1_8_sig       : bit;
signal na2_x1_7_sig       : bit;
signal na2_x1_6_sig       : bit;
signal na2_x1_5_sig       : bit;
signal na2_x1_4_sig       : bit;
signal na2_x1_3_sig       : bit;
signal na2_x1_37_sig      : bit;
signal na2_x1_36_sig      : bit;
signal na2_x1_35_sig      : bit;
signal na2_x1_34_sig      : bit;
signal na2_x1_33_sig      : bit;
signal na2_x1_32_sig      : bit;
signal na2_x1_31_sig      : bit;
signal na2_x1_30_sig      : bit;
signal na2_x1_2_sig       : bit;
signal na2_x1_29_sig      : bit;
signal na2_x1_28_sig      : bit;
signal na2_x1_27_sig      : bit;
signal na2_x1_26_sig      : bit;
signal na2_x1_25_sig      : bit;
signal na2_x1_24_sig      : bit;
signal na2_x1_23_sig      : bit;
signal na2_x1_22_sig      : bit;
signal na2_x1_21_sig      : bit;
signal na2_x1_20_sig      : bit;
signal na2_x1_19_sig      : bit;
signal na2_x1_18_sig      : bit;
signal na2_x1_17_sig      : bit;
signal na2_x1_16_sig      : bit;
signal na2_x1_15_sig      : bit;
signal na2_x1_14_sig      : bit;
signal na2_x1_13_sig      : bit;
signal na2_x1_12_sig      : bit;
signal na2_x1_11_sig      : bit;
signal na2_x1_10_sig      : bit;
signal mx3_x2_sig         : bit;
signal mx3_x2_9_sig       : bit;
signal mx3_x2_8_sig       : bit;
signal mx3_x2_7_sig       : bit;
signal mx3_x2_6_sig       : bit;
signal mx3_x2_5_sig       : bit;
signal mx3_x2_4_sig       : bit;
signal mx3_x2_3_sig       : bit;
signal mx3_x2_2_sig       : bit;
signal mx3_x2_21_sig      : bit;
signal mx3_x2_20_sig      : bit;
signal mx3_x2_19_sig      : bit;
signal mx3_x2_18_sig      : bit;
signal mx3_x2_17_sig      : bit;
signal mx3_x2_16_sig      : bit;
signal mx3_x2_15_sig      : bit;
signal mx3_x2_14_sig      : bit;
signal mx3_x2_13_sig      : bit;
signal mx3_x2_12_sig      : bit;
signal mx3_x2_11_sig      : bit;
signal mx3_x2_10_sig      : bit;
signal mx2_x2_sig         : bit;
signal mx2_x2_6_sig       : bit;
signal mx2_x2_5_sig       : bit;
signal mx2_x2_4_sig       : bit;
signal mx2_x2_3_sig       : bit;
signal mx2_x2_2_sig       : bit;
signal inv_x2_sig         : bit;
signal inv_x2_9_sig       : bit;
signal inv_x2_8_sig       : bit;
signal inv_x2_7_sig       : bit;
signal inv_x2_6_sig       : bit;
signal inv_x2_5_sig       : bit;
signal inv_x2_4_sig       : bit;
signal inv_x2_3_sig       : bit;
signal inv_x2_37_sig      : bit;
signal inv_x2_36_sig      : bit;
signal inv_x2_35_sig      : bit;
signal inv_x2_34_sig      : bit;
signal inv_x2_33_sig      : bit;
signal inv_x2_32_sig      : bit;
signal inv_x2_31_sig      : bit;
signal inv_x2_30_sig      : bit;
signal inv_x2_2_sig       : bit;
signal inv_x2_29_sig      : bit;
signal inv_x2_28_sig      : bit;
signal inv_x2_27_sig      : bit;
signal inv_x2_26_sig      : bit;
signal inv_x2_25_sig      : bit;
signal inv_x2_24_sig      : bit;
signal inv_x2_23_sig      : bit;
signal inv_x2_22_sig      : bit;
signal inv_x2_21_sig      : bit;
signal inv_x2_20_sig      : bit;
signal inv_x2_19_sig      : bit;
signal inv_x2_18_sig      : bit;
signal inv_x2_17_sig      : bit;
signal inv_x2_16_sig      : bit;
signal inv_x2_15_sig      : bit;
signal inv_x2_14_sig      : bit;
signal inv_x2_13_sig      : bit;
signal inv_x2_12_sig      : bit;
signal inv_x2_11_sig      : bit;
signal inv_x2_10_sig      : bit;
signal aux98              : bit;
signal aux94              : bit;
signal aux93              : bit;
signal aux91              : bit;
signal aux90              : bit;
signal aux89              : bit;
signal aux88              : bit;
signal aux87              : bit;
signal aux84              : bit;
signal aux81              : bit;
signal aux71              : bit;
signal aux66              : bit;
signal aux62              : bit;
signal aux61              : bit;
signal aux60              : bit;
signal aux6               : bit;
signal aux59              : bit;
signal aux53              : bit;
signal aux50              : bit;
signal aux5               : bit;
signal aux49              : bit;
signal aux47              : bit;
signal aux4               : bit;
signal aux34              : bit;
signal aux31              : bit;
signal aux30              : bit;
signal aux29              : bit;
signal aux27              : bit;
signal aux26              : bit;
signal aux23              : bit;
signal aux223             : bit;
signal aux221             : bit;
signal aux219             : bit;
signal aux217             : bit;
signal aux216             : bit;
signal aux215             : bit;
signal aux214             : bit;
signal aux213             : bit;
signal aux212             : bit;
signal aux210             : bit;
signal aux207             : bit;
signal aux204             : bit;
signal aux202             : bit;
signal aux20              : bit;
signal aux198             : bit;
signal aux192             : bit;
signal aux19              : bit;
signal aux187             : bit;
signal aux186             : bit;
signal aux184             : bit;
signal aux183             : bit;
signal aux182             : bit;
signal aux181             : bit;
signal aux180             : bit;
signal aux18              : bit;
signal aux179             : bit;
signal aux177             : bit;
signal aux175             : bit;
signal aux174             : bit;
signal aux172             : bit;
signal aux16              : bit;
signal aux156             : bit;
signal aux150             : bit;
signal aux147             : bit;
signal aux145             : bit;
signal aux135             : bit;
signal aux131             : bit;
signal aux13              : bit;
signal aux128             : bit;
signal aux126             : bit;
signal aux118             : bit;
signal aux111             : bit;
signal aux103             : bit;
signal aux102             : bit;
signal aux101             : bit;
signal aux10              : bit;
signal aux0               : bit;
signal ao2o22_x2_sig      : bit;
signal ao2o22_x2_2_sig    : bit;
signal ao22_x2_sig        : bit;
signal ao22_x2_9_sig      : bit;
signal ao22_x2_8_sig      : bit;
signal ao22_x2_7_sig      : bit;
signal ao22_x2_6_sig      : bit;
signal ao22_x2_5_sig      : bit;
signal ao22_x2_4_sig      : bit;
signal ao22_x2_3_sig      : bit;
signal ao22_x2_32_sig     : bit;
signal ao22_x2_31_sig     : bit;
signal ao22_x2_30_sig     : bit;
signal ao22_x2_2_sig      : bit;
signal ao22_x2_29_sig     : bit;
signal ao22_x2_28_sig     : bit;
signal ao22_x2_27_sig     : bit;
signal ao22_x2_26_sig     : bit;
signal ao22_x2_25_sig     : bit;
signal ao22_x2_24_sig     : bit;
signal ao22_x2_23_sig     : bit;
signal ao22_x2_22_sig     : bit;
signal ao22_x2_21_sig     : bit;
signal ao22_x2_20_sig     : bit;
signal ao22_x2_19_sig     : bit;
signal ao22_x2_18_sig     : bit;
signal ao22_x2_17_sig     : bit;
signal ao22_x2_16_sig     : bit;
signal ao22_x2_15_sig     : bit;
signal ao22_x2_14_sig     : bit;
signal ao22_x2_13_sig     : bit;
signal ao22_x2_12_sig     : bit;
signal ao22_x2_11_sig     : bit;
signal ao22_x2_10_sig     : bit;
signal an12_x1_sig        : bit;
signal an12_x1_9_sig      : bit;
signal an12_x1_8_sig      : bit;
signal an12_x1_7_sig      : bit;
signal an12_x1_6_sig      : bit;
signal an12_x1_5_sig      : bit;
signal an12_x1_4_sig      : bit;
signal an12_x1_3_sig      : bit;
signal an12_x1_2_sig      : bit;
signal an12_x1_10_sig     : bit;
signal a4_x2_sig          : bit;
signal a4_x2_3_sig        : bit;
signal a4_x2_2_sig        : bit;
signal a3_x2_sig          : bit;
signal a3_x2_9_sig        : bit;
signal a3_x2_8_sig        : bit;
signal a3_x2_7_sig        : bit;
signal a3_x2_6_sig        : bit;
signal a3_x2_5_sig        : bit;
signal a3_x2_4_sig        : bit;
signal a3_x2_3_sig        : bit;
signal a3_x2_2_sig        : bit;
signal a3_x2_12_sig       : bit;
signal a3_x2_11_sig       : bit;
signal a3_x2_10_sig       : bit;
signal a2_x2_sig          : bit;
signal a2_x2_9_sig        : bit;
signal a2_x2_8_sig        : bit;
signal a2_x2_7_sig        : bit;
signal a2_x2_6_sig        : bit;
signal a2_x2_5_sig        : bit;
signal a2_x2_4_sig        : bit;
signal a2_x2_3_sig        : bit;
signal a2_x2_30_sig       : bit;
signal a2_x2_2_sig        : bit;
signal a2_x2_29_sig       : bit;
signal a2_x2_28_sig       : bit;
signal a2_x2_27_sig       : bit;
signal a2_x2_26_sig       : bit;
signal a2_x2_25_sig       : bit;
signal a2_x2_24_sig       : bit;
signal a2_x2_23_sig       : bit;
signal a2_x2_22_sig       : bit;
signal a2_x2_21_sig       : bit;
signal a2_x2_20_sig       : bit;
signal a2_x2_19_sig       : bit;
signal a2_x2_18_sig       : bit;
signal a2_x2_17_sig       : bit;
signal a2_x2_16_sig       : bit;
signal a2_x2_15_sig       : bit;
signal a2_x2_14_sig       : bit;
signal a2_x2_13_sig       : bit;
signal a2_x2_12_sig       : bit;
signal a2_x2_11_sig       : bit;
signal a2_x2_10_sig       : bit;

begin

not_aux227_ins : a2_x2
   port map (
      i0  => not_aux1,
      i1  => not_aux71,
      q   => not_aux227,
      vdd => vdd,
      vss => vss
   );

not_aux211_ins : on12_x1
   port map (
      i0  => aux29,
      i1  => not_x(3),
      q   => not_aux211,
      vdd => vdd,
      vss => vss
   );

not_aux225_ins : a2_x2
   port map (
      i0  => not_aux196,
      i1  => not_y(1),
      q   => not_aux225,
      vdd => vdd,
      vss => vss
   );

not_aux194_ins : o2_x2
   port map (
      i0  => not_aux23,
      i1  => not_y(1),
      q   => not_aux194,
      vdd => vdd,
      vss => vss
   );

not_aux195_ins : no2_x1
   port map (
      i0  => not_aux6,
      i1  => not_aux184,
      nq  => not_aux195,
      vdd => vdd,
      vss => vss
   );

not_aux196_ins : o2_x2
   port map (
      i0  => not_aux6,
      i1  => not_x(2),
      q   => not_aux196,
      vdd => vdd,
      vss => vss
   );

not_aux197_ins : o2_x2
   port map (
      i0  => not_aux154,
      i1  => not_x(1),
      q   => not_aux197,
      vdd => vdd,
      vss => vss
   );

not_aux199_ins : on12_x1
   port map (
      i0  => x(0),
      i1  => aux198,
      q   => not_aux199,
      vdd => vdd,
      vss => vss
   );

not_aux200_ins : o2_x2
   port map (
      i0  => not_aux176,
      i1  => not_x(0),
      q   => not_aux200,
      vdd => vdd,
      vss => vss
   );

not_aux224_ins : o3_x2
   port map (
      i0  => not_x(1),
      i1  => y(1),
      i2  => not_x(0),
      q   => not_aux224,
      vdd => vdd,
      vss => vss
   );

not_aux201_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux193,
      q   => not_aux201,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux192,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux206_ins : ao22_x2
   port map (
      i0  => inv_x2_sig,
      i1  => x(1),
      i2  => not_aux190,
      q   => not_aux206,
      vdd => vdd,
      vss => vss
   );

not_aux203_ins : o2_x2
   port map (
      i0  => x(0),
      i1  => not_aux102,
      q   => not_aux203,
      vdd => vdd,
      vss => vss
   );

not_aux209_ins : no2_x1
   port map (
      i0  => x(1),
      i1  => y(1),
      nq  => not_aux209,
      vdd => vdd,
      vss => vss
   );

not_aux208_ins : na2_x1
   port map (
      i0  => not_aux31,
      i1  => aux207,
      nq  => not_aux208,
      vdd => vdd,
      vss => vss
   );

not_aux210_ins : inv_x2
   port map (
      i   => aux210,
      nq  => not_aux210,
      vdd => vdd,
      vss => vss
   );

not_aux222_ins : nao22_x1
   port map (
      i0  => not_aux23,
      i1  => not_x(3),
      i2  => not_y(1),
      nq  => not_aux222,
      vdd => vdd,
      vss => vss
   );

not_aux226_ins : nao22_x1
   port map (
      i0  => not_aux156,
      i1  => aux179,
      i2  => aux174,
      nq  => not_aux226,
      vdd => vdd,
      vss => vss
   );

not_aux176_ins : na2_x1
   port map (
      i0  => x(2),
      i1  => x(1),
      nq  => not_aux176,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => x(2),
      i1  => not_aux103,
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux190_ins : oa22_x2
   port map (
      i0  => na2_x1_sig,
      i1  => not_aux101,
      i2  => not_x(1),
      q   => not_aux190,
      vdd => vdd,
      vss => vss
   );

not_aux191_ins : o2_x2
   port map (
      i0  => not_aux111,
      i1  => not_x(2),
      q   => not_aux191,
      vdd => vdd,
      vss => vss
   );

not_aux193_ins : o2_x2
   port map (
      i0  => not_aux90,
      i1  => not_x(3),
      q   => not_aux193,
      vdd => vdd,
      vss => vss
   );

not_aux184_ins : inv_x2
   port map (
      i   => aux184,
      nq  => not_aux184,
      vdd => vdd,
      vss => vss
   );

not_aux179_ins : inv_x2
   port map (
      i   => aux179,
      nq  => not_aux179,
      vdd => vdd,
      vss => vss
   );

not_aux91_ins : inv_x2
   port map (
      i   => aux91,
      nq  => not_aux91,
      vdd => vdd,
      vss => vss
   );

not_aux102_ins : inv_x2
   port map (
      i   => aux102,
      nq  => not_aux102,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => not_aux106,
      i1  => not_aux105,
      i2  => x(0),
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux117_ins : oa22_x2
   port map (
      i0  => oa22_x2_sig,
      i1  => not_aux115,
      i2  => not_y(1),
      q   => not_aux117,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_aux106,
      i1  => aux10,
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : ao22_x2
   port map (
      i0  => a2_x2_sig,
      i1  => x(0),
      i2  => not_aux124,
      q   => not_aux125,
      vdd => vdd,
      vss => vss
   );

not_aux106_ins : o2_x2
   port map (
      i0  => not_aux67,
      i1  => not_x(1),
      q   => not_aux106,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_aux134,
      i1  => not_y(1),
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => not_aux137,
      i1  => not_x(0),
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => aux93,
      i1  => not_aux90,
      i2  => x(1),
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux143_ins : nao22_x1
   port map (
      i0  => ao22_x2_sig,
      i1  => na2_x1_2_sig,
      i2  => no2_x1_sig,
      nq  => not_aux143,
      vdd => vdd,
      vss => vss
   );

not_aux137_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux136,
      q   => not_aux137,
      vdd => vdd,
      vss => vss
   );

not_aux136_ins : an12_x1
   port map (
      i0  => aux135,
      i1  => not_aux101,
      q   => not_aux136,
      vdd => vdd,
      vss => vss
   );

not_aux144_ins : on12_x1
   port map (
      i0  => aux16,
      i1  => y(1),
      q   => not_aux144,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_ins : nmx2_x1
   port map (
      cmd => x(1),
      i0  => aux147,
      i1  => aux150,
      nq  => nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux161_ins : ao22_x2
   port map (
      i0  => nmx2_x1_sig,
      i1  => x(0),
      i2  => not_aux160,
      q   => not_aux161,
      vdd => vdd,
      vss => vss
   );

not_aux167_ins : oa22_x2
   port map (
      i0  => not_aux165,
      i1  => not_aux164,
      i2  => not_y(1),
      q   => not_aux167,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => x(0),
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux164_ins : oa22_x2
   port map (
      i0  => not_aux103,
      i1  => not_x(2),
      i2  => o2_x2_sig,
      q   => not_aux164,
      vdd => vdd,
      vss => vss
   );

not_aux165_ins : o2_x2
   port map (
      i0  => not_aux77,
      i1  => not_x(0),
      q   => not_aux165,
      vdd => vdd,
      vss => vss
   );

not_aux149_ins : o2_x2
   port map (
      i0  => x(2),
      i1  => not_aux98,
      q   => not_aux149,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : o2_x2
   port map (
      i0  => not_x(2),
      i1  => not_aux92,
      q   => not_aux95,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux154,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux157,
      i1  => not_x(1),
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux160_ins : oa22_x2
   port map (
      i0  => o2_x2_3_sig,
      i1  => o2_x2_2_sig,
      i2  => not_x(0),
      q   => not_aux160,
      vdd => vdd,
      vss => vss
   );

not_aux154_ins : na2_x1
   port map (
      i0  => x(3),
      i1  => not_aux101,
      nq  => not_aux154,
      vdd => vdd,
      vss => vss
   );

not_aux101_ins : inv_x2
   port map (
      i   => aux101,
      nq  => not_aux101,
      vdd => vdd,
      vss => vss
   );

not_aux157_ins : na2_x1
   port map (
      i0  => not_aux156,
      i1  => not_x(3),
      nq  => not_aux157,
      vdd => vdd,
      vss => vss
   );

not_aux156_ins : inv_x2
   port map (
      i   => aux156,
      nq  => not_aux156,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_x(2),
      i1  => not_aux98,
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux134_ins : noa2ao222_x1
   port map (
      i0  => aux128,
      i1  => not_x(1),
      i2  => aux131,
      i3  => a2_x2_2_sig,
      i4  => x(1),
      nq  => not_aux134,
      vdd => vdd,
      vss => vss
   );

not_aux126_ins : inv_x2
   port map (
      i   => aux126,
      nq  => not_aux126,
      vdd => vdd,
      vss => vss
   );

not_aux105_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux104,
      q   => not_aux105,
      vdd => vdd,
      vss => vss
   );

not_aux104_ins : o2_x2
   port map (
      i0  => x(2),
      i1  => not_aux103,
      q   => not_aux104,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_aux109,
      i1  => not_x(1),
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux124_ins : oa22_x2
   port map (
      i0  => o2_x2_4_sig,
      i1  => not_aux121,
      i2  => not_x(0),
      q   => not_aux124,
      vdd => vdd,
      vss => vss
   );

not_aux121_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux112,
      q   => not_aux121,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => not_aux112,
      i1  => not_x(1),
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

not_aux115_ins : oa22_x2
   port map (
      i0  => o2_x2_5_sig,
      i1  => not_aux110,
      i2  => not_x(0),
      q   => not_aux115,
      vdd => vdd,
      vss => vss
   );

not_aux110_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux109,
      q   => not_aux110,
      vdd => vdd,
      vss => vss
   );

not_aux109_ins : nxr2_x1
   port map (
      i0  => aux103,
      i1  => x(2),
      nq  => not_aux109,
      vdd => vdd,
      vss => vss
   );

not_aux112_ins : nxr2_x1
   port map (
      i0  => aux111,
      i1  => x(2),
      nq  => not_aux112,
      vdd => vdd,
      vss => vss
   );

not_aux111_ins : inv_x2
   port map (
      i   => aux111,
      nq  => not_aux111,
      vdd => vdd,
      vss => vss
   );

not_aux170_ins : oa22_x2
   port map (
      i0  => not_aux92,
      i1  => not_x(2),
      i2  => aux135,
      q   => not_aux170,
      vdd => vdd,
      vss => vss
   );

not_aux173_ins : a2_x2
   port map (
      i0  => not_aux172,
      i1  => not_aux34,
      q   => not_aux173,
      vdd => vdd,
      vss => vss
   );

not_aux172_ins : inv_x2
   port map (
      i   => aux172,
      nq  => not_aux172,
      vdd => vdd,
      vss => vss
   );

not_aux100_ins : a2_x2
   port map (
      i0  => not_aux99,
      i1  => aux31,
      q   => not_aux100,
      vdd => vdd,
      vss => vss
   );

not_aux99_ins : o2_x2
   port map (
      i0  => not_x(2),
      i1  => not_aux98,
      q   => not_aux99,
      vdd => vdd,
      vss => vss
   );

not_aux98_ins : inv_x2
   port map (
      i   => aux98,
      nq  => not_aux98,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : o2_x2
   port map (
      i0  => x(4),
      i1  => not_x(3),
      q   => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux168_ins : on12_x1
   port map (
      i0  => aux89,
      i1  => x(1),
      q   => not_aux168,
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : inv_x2
   port map (
      i   => aux88,
      nq  => not_aux88,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : inv_x2
   port map (
      i   => aux90,
      nq  => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux220_ins : o2_x2
   port map (
      i0  => x(0),
      i1  => not_y(1),
      q   => not_aux220,
      vdd => vdd,
      vss => vss
   );

not_aux103_ins : inv_x2
   port map (
      i   => aux103,
      nq  => not_aux103,
      vdd => vdd,
      vss => vss
   );

not_aux146_ins : na2_x1
   port map (
      i0  => x(2),
      i1  => not_aux87,
      nq  => not_aux146,
      vdd => vdd,
      vss => vss
   );

not_aux87_ins : inv_x2
   port map (
      i   => aux87,
      nq  => not_aux87,
      vdd => vdd,
      vss => vss
   );

not_aux171_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_aux67,
      nq  => not_aux171,
      vdd => vdd,
      vss => vss
   );

not_aux39_ins : o2_x2
   port map (
      i0  => y(1),
      i1  => not_x(2),
      q   => not_aux39,
      vdd => vdd,
      vss => vss
   );

not_aux40_ins : o2_x2
   port map (
      i0  => not_aux15,
      i1  => not_y(1),
      q   => not_aux40,
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : o2_x2
   port map (
      i0  => not_aux45,
      i1  => not_x(0),
      q   => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : o2_x2
   port map (
      i0  => not_aux43,
      i1  => not_x(0),
      q   => not_aux44,
      vdd => vdd,
      vss => vss
   );

not_aux48_ins : o2_x2
   port map (
      i0  => y(1),
      i1  => not_aux47,
      q   => not_aux48,
      vdd => vdd,
      vss => vss
   );

not_aux47_ins : inv_x2
   port map (
      i   => aux47,
      nq  => not_aux47,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : o2_x2
   port map (
      i0  => not_aux37,
      i1  => not_x(0),
      q   => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux56_ins : o2_x2
   port map (
      i0  => not_aux28,
      i1  => not_y(1),
      q   => not_aux56,
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : nxr2_x1
   port map (
      i0  => aux19,
      i1  => x(4),
      nq  => not_aux45,
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : ao2o22_x2
   port map (
      i0  => x(1),
      i1  => not_aux35,
      i2  => not_aux32,
      i3  => not_x(1),
      q   => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : o3_x2
   port map (
      i0  => x(2),
      i1  => y(1),
      i2  => not_x(0),
      q   => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : ao22_x2
   port map (
      i0  => not_x(1),
      i1  => not_aux35,
      i2  => not_aux33,
      q   => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_aux35_ins : nxr2_x1
   port map (
      i0  => aux34,
      i1  => x(4),
      nq  => not_aux35,
      vdd => vdd,
      vss => vss
   );

not_aux34_ins : inv_x2
   port map (
      i   => aux34,
      nq  => not_aux34,
      vdd => vdd,
      vss => vss
   );

not_aux66_ins : inv_x2
   port map (
      i   => aux66,
      nq  => not_aux66,
      vdd => vdd,
      vss => vss
   );

not_aux70_ins : oa22_x2
   port map (
      i0  => not_aux64,
      i1  => not_aux68,
      i2  => x(0),
      q   => not_aux70,
      vdd => vdd,
      vss => vss
   );

not_aux64_ins : o2_x2
   port map (
      i0  => not_aux63,
      i1  => not_x(1),
      q   => not_aux64,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux72,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : oa22_x2
   port map (
      i0  => o2_x2_6_sig,
      i1  => not_aux74,
      i2  => x(0),
      q   => not_aux76,
      vdd => vdd,
      vss => vss
   );

not_aux72_ins : nxr2_x1
   port map (
      i0  => aux71,
      i1  => x(4),
      nq  => not_aux72,
      vdd => vdd,
      vss => vss
   );

not_aux74_ins : na2_x1
   port map (
      i0  => x(4),
      i1  => x(1),
      nq  => not_aux74,
      vdd => vdd,
      vss => vss
   );

not_aux78_ins : o2_x2
   port map (
      i0  => x(0),
      i1  => not_aux77,
      q   => not_aux78,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : nxr2_x1
   port map (
      i0  => x(4),
      i1  => x(1),
      nq  => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux32,
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : xr2_x1
   port map (
      i0  => aux31,
      i1  => x(4),
      q   => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : inv_x2
   port map (
      i   => aux31,
      nq  => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux83_ins : oa22_x2
   port map (
      i0  => not_aux79,
      i1  => not_aux68,
      i2  => x(0),
      q   => not_aux83,
      vdd => vdd,
      vss => vss
   );

not_aux68_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux67,
      q   => not_aux68,
      vdd => vdd,
      vss => vss
   );

not_aux67_ins : nxr2_x1
   port map (
      i0  => x(2),
      i1  => x(4),
      nq  => not_aux67,
      vdd => vdd,
      vss => vss
   );

not_aux79_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_aux63,
      nq  => not_aux79,
      vdd => vdd,
      vss => vss
   );

not_aux63_ins : nxr2_x1
   port map (
      i0  => aux62,
      i1  => x(4),
      nq  => not_aux63,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => aux84,
      i1  => x(4),
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : on12_x1
   port map (
      i0  => xr2_x1_sig,
      i1  => x(0),
      q   => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_aux71_ins : inv_x2
   port map (
      i   => aux71,
      nq  => not_aux71,
      vdd => vdd,
      vss => vss
   );

not_aux218_ins : na2_x1
   port map (
      i0  => y(1),
      i1  => not_y(0),
      nq  => not_aux218,
      vdd => vdd,
      vss => vss
   );

not_aux9_ins : o2_x2
   port map (
      i0  => y(1),
      i1  => not_x(3),
      q   => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux17_ins : o2_x2
   port map (
      i0  => y(1),
      i1  => not_x(1),
      q   => not_aux17,
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : oa22_x2
   port map (
      i0  => not_aux15,
      i1  => not_aux20,
      i2  => y(1),
      q   => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : o2_x2
   port map (
      i0  => not_aux14,
      i1  => not_x(0),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => aux23,
      i1  => x(3),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : on12_x1
   port map (
      i0  => xr2_x1_2_sig,
      i1  => x(0),
      q   => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : inv_x2
   port map (
      i   => aux26,
      nq  => not_aux26,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => aux10,
      i1  => x(3),
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : on12_x1
   port map (
      i0  => nxr2_x1_sig,
      i1  => x(0),
      q   => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : inv_x2
   port map (
      i   => aux20,
      nq  => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_aux28_ins : na2_x1
   port map (
      i0  => x(0),
      i1  => not_aux14,
      nq  => not_aux28,
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : nxr2_x1
   port map (
      i0  => aux13,
      i1  => x(3),
      nq  => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_aux13_ins : inv_x2
   port map (
      i   => aux13,
      nq  => not_aux13,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : inv_x2
   port map (
      i   => aux23,
      nq  => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_aux1_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => y(1),
      nq  => not_aux1,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : o2_x2
   port map (
      i0  => x(0),
      i1  => not_x(1),
      q   => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_aux3_ins : o2_x2
   port map (
      i0  => y(1),
      i1  => not_x(0),
      q   => not_aux3,
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => aux6,
      i1  => x(2),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : on12_x1
   port map (
      i0  => xr2_x1_3_sig,
      i1  => not_y(1),
      q   => not_aux8,
      vdd => vdd,
      vss => vss
   );

not_aux6_ins : inv_x2
   port map (
      i   => aux6,
      nq  => not_aux6,
      vdd => vdd,
      vss => vss
   );

not_aux0_ins : inv_x2
   port map (
      i   => aux0,
      nq  => not_aux0,
      vdd => vdd,
      vss => vss
   );

not_x_4_ins : inv_x2
   port map (
      i   => x(4),
      nq  => not_x(4),
      vdd => vdd,
      vss => vss
   );

not_x_3_ins : inv_x2
   port map (
      i   => x(3),
      nq  => not_x(3),
      vdd => vdd,
      vss => vss
   );

not_x_2_ins : inv_x2
   port map (
      i   => x(2),
      nq  => not_x(2),
      vdd => vdd,
      vss => vss
   );

not_x_1_ins : inv_x2
   port map (
      i   => x(1),
      nq  => not_x(1),
      vdd => vdd,
      vss => vss
   );

not_x_0_ins : inv_x2
   port map (
      i   => x(0),
      nq  => not_x(0),
      vdd => vdd,
      vss => vss
   );

not_y_4_ins : inv_x2
   port map (
      i   => y(4),
      nq  => not_y(4),
      vdd => vdd,
      vss => vss
   );

not_y_3_ins : inv_x2
   port map (
      i   => y(3),
      nq  => not_y(3),
      vdd => vdd,
      vss => vss
   );

not_y_2_ins : inv_x2
   port map (
      i   => y(2),
      nq  => not_y(2),
      vdd => vdd,
      vss => vss
   );

not_y_1_ins : inv_x2
   port map (
      i   => y(1),
      nq  => not_y(1),
      vdd => vdd,
      vss => vss
   );

not_y_0_ins : inv_x2
   port map (
      i   => y(0),
      nq  => not_y(0),
      vdd => vdd,
      vss => vss
   );

aux223_ins : no2_x1
   port map (
      i0  => y(0),
      i1  => not_x(4),
      nq  => aux223,
      vdd => vdd,
      vss => vss
   );

aux221_ins : no2_x1
   port map (
      i0  => y(0),
      i1  => not_x(3),
      nq  => aux221,
      vdd => vdd,
      vss => vss
   );

aux219_ins : an12_x1
   port map (
      i0  => y(1),
      i1  => aux61,
      q   => aux219,
      vdd => vdd,
      vss => vss
   );

aux217_ins : on12_x1
   port map (
      i0  => aux4,
      i1  => y(1),
      q   => aux217,
      vdd => vdd,
      vss => vss
   );

aux216_ins : no2_x1
   port map (
      i0  => not_aux2,
      i1  => not_y(1),
      nq  => aux216,
      vdd => vdd,
      vss => vss
   );

aux215_ins : a2_x2
   port map (
      i0  => y(0),
      i1  => x(0),
      q   => aux215,
      vdd => vdd,
      vss => vss
   );

aux214_ins : o2_x2
   port map (
      i0  => x(0),
      i1  => y(1),
      q   => aux214,
      vdd => vdd,
      vss => vss
   );

aux213_ins : on12_x1
   port map (
      i0  => not_aux149,
      i1  => aux212,
      q   => aux213,
      vdd => vdd,
      vss => vss
   );

aux212_ins : no2_x1
   port map (
      i0  => not_aux95,
      i1  => not_x(1),
      nq  => aux212,
      vdd => vdd,
      vss => vss
   );

aux210_ins : na2_x1
   port map (
      i0  => x(4),
      i1  => not_x(1),
      nq  => aux210,
      vdd => vdd,
      vss => vss
   );

aux207_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_x(4),
      nq  => aux207,
      vdd => vdd,
      vss => vss
   );

aux204_ins : no2_x1
   port map (
      i0  => x(1),
      i1  => not_aux101,
      nq  => aux204,
      vdd => vdd,
      vss => vss
   );

aux202_ins : o2_x2
   port map (
      i0  => x(2),
      i1  => x(0),
      q   => aux202,
      vdd => vdd,
      vss => vss
   );

aux198_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_x(2),
      nq  => aux198,
      vdd => vdd,
      vss => vss
   );

aux192_ins : na2_x1
   port map (
      i0  => not_aux191,
      i1  => not_aux126,
      nq  => aux192,
      vdd => vdd,
      vss => vss
   );

aux187_ins : a2_x2
   port map (
      i0  => x(2),
      i1  => not_aux179,
      q   => aux187,
      vdd => vdd,
      vss => vss
   );

aux186_ins : noa22_x1
   port map (
      i0  => not_aux176,
      i1  => not_aux105,
      i2  => x(0),
      nq  => aux186,
      vdd => vdd,
      vss => vss
   );

aux184_ins : a2_x2
   port map (
      i0  => x(2),
      i1  => x(3),
      q   => aux184,
      vdd => vdd,
      vss => vss
   );

aux183_ins : noa22_x1
   port map (
      i0  => not_x(2),
      i1  => not_aux111,
      i2  => not_aux90,
      nq  => aux183,
      vdd => vdd,
      vss => vss
   );

aux182_ins : o2_x2
   port map (
      i0  => x(4),
      i1  => x(1),
      q   => aux182,
      vdd => vdd,
      vss => vss
   );

aux181_ins : an12_x1
   port map (
      i0  => not_aux92,
      i1  => aux180,
      q   => aux181,
      vdd => vdd,
      vss => vss
   );

aux180_ins : na2_x1
   port map (
      i0  => not_aux179,
      i1  => not_x(2),
      nq  => aux180,
      vdd => vdd,
      vss => vss
   );

aux179_ins : a2_x2
   port map (
      i0  => x(1),
      i1  => x(0),
      q   => aux179,
      vdd => vdd,
      vss => vss
   );

aux177_ins : na2_x1
   port map (
      i0  => not_aux176,
      i1  => not_x(3),
      nq  => aux177,
      vdd => vdd,
      vss => vss
   );

aux175_ins : no2_x1
   port map (
      i0  => not_aux87,
      i1  => not_aux90,
      nq  => aux175,
      vdd => vdd,
      vss => vss
   );

aux174_ins : on12_x1
   port map (
      i0  => not_aux34,
      i1  => aux93,
      q   => aux174,
      vdd => vdd,
      vss => vss
   );

aux172_ins : no2_x1
   port map (
      i0  => not_aux31,
      i1  => not_x(4),
      nq  => aux172,
      vdd => vdd,
      vss => vss
   );

aux156_ins : no2_x1
   port map (
      i0  => x(4),
      i1  => not_x(2),
      nq  => aux156,
      vdd => vdd,
      vss => vss
   );

aux150_ins : na2_x1
   port map (
      i0  => not_aux149,
      i1  => not_aux95,
      nq  => aux150,
      vdd => vdd,
      vss => vss
   );

aux147_ins : na2_x1
   port map (
      i0  => not_aux146,
      i1  => aux31,
      nq  => aux147,
      vdd => vdd,
      vss => vss
   );

aux145_ins : na2_x1
   port map (
      i0  => not_aux46,
      i1  => not_aux76,
      nq  => aux145,
      vdd => vdd,
      vss => vss
   );

aux135_ins : a2_x2
   port map (
      i0  => x(2),
      i1  => not_aux98,
      q   => aux135,
      vdd => vdd,
      vss => vss
   );

aux131_ins : no2_x1
   port map (
      i0  => not_aux87,
      i1  => not_x(2),
      nq  => aux131,
      vdd => vdd,
      vss => vss
   );

aux128_ins : oa22_x2
   port map (
      i0  => not_aux92,
      i1  => x(2),
      i2  => aux126,
      q   => aux128,
      vdd => vdd,
      vss => vss
   );

aux126_ins : no2_x1
   port map (
      i0  => x(2),
      i1  => not_aux87,
      nq  => aux126,
      vdd => vdd,
      vss => vss
   );

aux118_ins : na2_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux44,
      nq  => aux118,
      vdd => vdd,
      vss => vss
   );

aux111_ins : a2_x2
   port map (
      i0  => x(4),
      i1  => x(3),
      q   => aux111,
      vdd => vdd,
      vss => vss
   );

aux103_ins : na2_x1
   port map (
      i0  => not_x(4),
      i1  => not_x(3),
      nq  => aux103,
      vdd => vdd,
      vss => vss
   );

aux102_ins : no2_x1
   port map (
      i0  => not_aux101,
      i1  => not_x(1),
      nq  => aux102,
      vdd => vdd,
      vss => vss
   );

aux101_ins : no2_x1
   port map (
      i0  => x(2),
      i1  => not_x(4),
      nq  => aux101,
      vdd => vdd,
      vss => vss
   );

aux98_ins : no2_x1
   port map (
      i0  => x(3),
      i1  => not_x(4),
      nq  => aux98,
      vdd => vdd,
      vss => vss
   );

aux94_ins : na2_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux38,
      nq  => aux94,
      vdd => vdd,
      vss => vss
   );

aux93_ins : no2_x1
   port map (
      i0  => x(2),
      i1  => not_aux92,
      nq  => aux93,
      vdd => vdd,
      vss => vss
   );

aux91_ins : a2_x2
   port map (
      i0  => x(1),
      i1  => not_aux90,
      q   => aux91,
      vdd => vdd,
      vss => vss
   );

aux90_ins : na2_x1
   port map (
      i0  => x(2),
      i1  => x(4),
      nq  => aux90,
      vdd => vdd,
      vss => vss
   );

aux89_ins : no2_x1
   port map (
      i0  => not_aux88,
      i1  => not_aux87,
      nq  => aux89,
      vdd => vdd,
      vss => vss
   );

aux88_ins : na2_x1
   port map (
      i0  => not_x(2),
      i1  => not_x(4),
      nq  => aux88,
      vdd => vdd,
      vss => vss
   );

aux87_ins : xr2_x1
   port map (
      i0  => x(4),
      i1  => x(3),
      q   => aux87,
      vdd => vdd,
      vss => vss
   );

aux84_ins : na2_x1
   port map (
      i0  => not_aux71,
      i1  => not_x(1),
      nq  => aux84,
      vdd => vdd,
      vss => vss
   );

aux81_ins : noa22_x1
   port map (
      i0  => not_aux79,
      i1  => not_aux33,
      i2  => x(0),
      nq  => aux81,
      vdd => vdd,
      vss => vss
   );

aux71_ins : na2_x1
   port map (
      i0  => not_x(2),
      i1  => not_x(3),
      nq  => aux71,
      vdd => vdd,
      vss => vss
   );

aux66_ins : noa22_x1
   port map (
      i0  => not_aux64,
      i1  => not_aux33,
      i2  => x(0),
      nq  => aux66,
      vdd => vdd,
      vss => vss
   );

aux62_ins : xr2_x1
   port map (
      i0  => x(2),
      i1  => x(3),
      q   => aux62,
      vdd => vdd,
      vss => vss
   );

aux61_ins : a2_x2
   port map (
      i0  => x(0),
      i1  => not_x(1),
      q   => aux61,
      vdd => vdd,
      vss => vss
   );

aux60_ins : a2_x2
   port map (
      i0  => x(0),
      i1  => not_aux45,
      q   => aux60,
      vdd => vdd,
      vss => vss
   );

aux59_ins : a2_x2
   port map (
      i0  => x(0),
      i1  => not_aux43,
      q   => aux59,
      vdd => vdd,
      vss => vss
   );

aux53_ins : a2_x2
   port map (
      i0  => x(0),
      i1  => not_aux37,
      q   => aux53,
      vdd => vdd,
      vss => vss
   );

aux50_ins : a2_x2
   port map (
      i0  => x(0),
      i1  => not_x(4),
      q   => aux50,
      vdd => vdd,
      vss => vss
   );

aux49_ins : a2_x2
   port map (
      i0  => x(4),
      i1  => x(0),
      q   => aux49,
      vdd => vdd,
      vss => vss
   );

aux47_ins : a2_x2
   port map (
      i0  => x(2),
      i1  => x(0),
      q   => aux47,
      vdd => vdd,
      vss => vss
   );

aux34_ins : no2_x1
   port map (
      i0  => x(3),
      i1  => not_x(2),
      nq  => aux34,
      vdd => vdd,
      vss => vss
   );

aux31_ins : na2_x1
   port map (
      i0  => x(3),
      i1  => not_x(2),
      nq  => aux31,
      vdd => vdd,
      vss => vss
   );

aux30_ins : na2_x1
   port map (
      i0  => x(3),
      i1  => y(1),
      nq  => aux30,
      vdd => vdd,
      vss => vss
   );

aux29_ins : na2_x1
   port map (
      i0  => not_aux23,
      i1  => not_x(0),
      nq  => aux29,
      vdd => vdd,
      vss => vss
   );

aux27_ins : na2_x1
   port map (
      i0  => not_aux26,
      i1  => not_aux25,
      nq  => aux27,
      vdd => vdd,
      vss => vss
   );

aux26_ins : a2_x2
   port map (
      i0  => x(3),
      i1  => x(0),
      q   => aux26,
      vdd => vdd,
      vss => vss
   );

aux23_ins : o2_x2
   port map (
      i0  => x(2),
      i1  => x(1),
      q   => aux23,
      vdd => vdd,
      vss => vss
   );

aux20_ins : an12_x1
   port map (
      i0  => x(0),
      i1  => aux19,
      q   => aux20,
      vdd => vdd,
      vss => vss
   );

aux19_ins : xr2_x1
   port map (
      i0  => x(3),
      i1  => x(1),
      q   => aux19,
      vdd => vdd,
      vss => vss
   );

aux18_ins : nxr2_x1
   port map (
      i0  => not_aux2,
      i1  => x(2),
      nq  => aux18,
      vdd => vdd,
      vss => vss
   );

aux16_ins : na2_x1
   port map (
      i0  => not_aux15,
      i1  => not_aux12,
      nq  => aux16,
      vdd => vdd,
      vss => vss
   );

aux13_ins : xr2_x1
   port map (
      i0  => x(2),
      i1  => x(1),
      q   => aux13,
      vdd => vdd,
      vss => vss
   );

aux10_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_x(2),
      q   => aux10,
      vdd => vdd,
      vss => vss
   );

aux6_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => x(0),
      q   => aux6,
      vdd => vdd,
      vss => vss
   );

aux5_ins : xr2_x1
   port map (
      i0  => x(2),
      i1  => x(0),
      q   => aux5,
      vdd => vdd,
      vss => vss
   );

aux4_ins : xr2_x1
   port map (
      i0  => x(1),
      i1  => x(0),
      q   => aux4,
      vdd => vdd,
      vss => vss
   );

aux0_ins : a2_x2
   port map (
      i0  => x(0),
      i1  => y(1),
      q   => aux0,
      vdd => vdd,
      vss => vss
   );

z_0_ins : buf_x2
   port map (
      i   => aux215,
      q   => z(0),
      vdd => vdd,
      vss => vss
   );

nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => aux0,
      i1  => x(1),
      nq  => nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

z_1_ins : nao2o22_x1
   port map (
      i0  => not_y(0),
      i1  => nxr2_x1_2_sig,
      i2  => not_aux0,
      i3  => y(0),
      nq  => z(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => not_aux1,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => aux216,
      i1  => x(2),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => not_aux3,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux4,
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => aux5,
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => inv_x2_4_sig,
      i2  => not_aux8,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_sig,
      i1  => y(0),
      i2  => a2_x2_3_sig,
      i3  => inv_x2_3_sig,
      i4  => not_y(0),
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

z_2_ins : mx3_x2
   port map (
      cmd0 => not_y(2),
      cmd1 => y(0),
      i0   => oa2ao222_x2_sig,
      i1   => xr2_x1_4_sig,
      i2   => inv_x2_2_sig,
      q    => z(2),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_aux28,
      i1  => not_aux12,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => x(3),
      i1  => x(0),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => not_aux3,
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => aux5,
      i1  => y(1),
      i2  => inv_x2_5_sig,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => not_y(1),
      i0   => oa22_x2_2_sig,
      i1   => xr2_x1_5_sig,
      i2   => na2_x1_3_sig,
      q    => mx3_x2_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_aux20,
      i1  => not_aux28,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_6_ins : xr2_x1
   port map (
      i0  => aux29,
      i1  => x(3),
      q   => xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_aux8,
      i1  => aux217,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_2_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => y(1),
      i0   => na2_x1_5_sig,
      i1   => xr2_x1_6_sig,
      i2   => na2_x1_4_sig,
      q    => mx3_x2_2_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => not_aux22,
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => aux27,
      i1  => y(1),
      i2  => inv_x2_6_sig,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => not_aux17,
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => aux18,
      i1  => y(1),
      i2  => inv_x2_7_sig,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => not_aux9,
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux16,
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => not_aux218,
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => inv_x2_9_sig,
      i1  => x(2),
      i2  => a2_x2_4_sig,
      i3  => inv_x2_8_sig,
      i4  => y(0),
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_3_ins : mx3_x2
   port map (
      cmd0 => y(2),
      cmd1 => not_y(0),
      i0   => oa2ao222_x2_2_sig,
      i1   => oa22_x2_4_sig,
      i2   => oa22_x2_3_sig,
      q    => mx3_x2_3_sig,
      vdd  => vdd,
      vss  => vss
   );

z_3_ins : mx3_x2
   port map (
      cmd0 => y(3),
      cmd1 => y(2),
      i0   => mx3_x2_3_sig,
      i1   => mx3_x2_2_sig,
      i2   => mx3_x2_sig,
      q    => z(3),
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => not_aux55,
      i1  => not_aux56,
      i2  => y(0),
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux60,
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => y(1),
      i1  => aux59,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => an12_x1_sig,
      i1  => a2_x2_5_sig,
      i2  => y(0),
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => ao22_x2_4_sig,
      i1  => noa22_x1_sig,
      i2  => y(2),
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => aux30,
      i1  => x(0),
      i2  => not_y(0),
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux53,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => y(1),
      i1  => aux50,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => an12_x1_2_sig,
      i1  => a2_x2_6_sig,
      i2  => y(0),
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => ao22_x2_6_sig,
      i1  => a3_x2_sig,
      i2  => not_y(2),
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => ao22_x2_5_sig,
      i1  => ao22_x2_3_sig,
      i2  => not_y(3),
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => not_aux56,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => aux219,
      i1  => inv_x2_10_sig,
      i2  => not_y(0),
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux59,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => y(1),
      i1  => aux60,
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => an12_x1_3_sig,
      i1  => a2_x2_7_sig,
      i2  => y(0),
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => ao22_x2_10_sig,
      i1  => ao22_x2_9_sig,
      i2  => not_y(2),
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => x(0),
      i1  => y(1),
      i2  => not_x(3),
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => na3_x1_sig,
      i1  => not_aux55,
      i2  => y(0),
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_4_ins : an12_x1
   port map (
      i0  => y(1),
      i1  => aux53,
      q   => an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux50,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => a2_x2_8_sig,
      i1  => an12_x1_4_sig,
      i2  => y(0),
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => ao22_x2_12_sig,
      i1  => noa22_x1_2_sig,
      i2  => y(2),
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => ao22_x2_11_sig,
      i1  => ao22_x2_8_sig,
      i2  => y(3),
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => ao22_x2_7_sig,
      i1  => ao22_x2_2_sig,
      i2  => y(4),
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_5_ins : an12_x1
   port map (
      i0  => aux30,
      i1  => not_y(0),
      q   => an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_x(4),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_y(1),
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => no2_x1_3_sig,
      i1  => no2_x1_2_sig,
      i2  => y(0),
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => ao22_x2_15_sig,
      i1  => an12_x1_5_sig,
      i2  => not_y(2),
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => not_aux40,
      i1  => not_aux39,
      i2  => y(0),
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_aux44,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_y(1),
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => no2_x1_5_sig,
      i1  => no2_x1_4_sig,
      i2  => y(0),
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => ao22_x2_17_sig,
      i1  => noa22_x1_3_sig,
      i2  => y(2),
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => ao22_x2_16_sig,
      i1  => ao22_x2_14_sig,
      i2  => not_y(3),
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => y(1),
      i1  => aux26,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => not_aux48,
      i2  => y(0),
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_aux38,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux49,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => a2_x2_9_sig,
      i1  => no2_x1_6_sig,
      i2  => y(0),
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => ao22_x2_20_sig,
      i1  => noa22_x1_4_sig,
      i2  => y(2),
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => not_aux40,
      i1  => not_aux17,
      i2  => y(0),
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_aux46,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux44,
      i1  => not_y(1),
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => no2_x1_8_sig,
      i1  => no2_x1_7_sig,
      i2  => y(0),
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => ao22_x2_22_sig,
      i1  => noa22_x1_5_sig,
      i2  => not_y(2),
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => ao22_x2_21_sig,
      i1  => ao22_x2_19_sig,
      i2  => y(3),
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => ao22_x2_18_sig,
      i1  => ao22_x2_13_sig,
      i2  => not_y(4),
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => not_aux76,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => not_aux70,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => x(0),
      i1  => y(1),
      i2  => not_x(2),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => not_aux12,
      i1  => not_y(1),
      i2  => o3_x2_sig,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_4_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => not_y(1),
      i0   => nao22_x1_4_sig,
      i1   => inv_x2_12_sig,
      i2   => inv_x2_11_sig,
      q    => mx3_x2_4_sig,
      vdd  => vdd,
      vss  => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => x(0),
      i1  => not_aux218,
      i2  => not_x(3),
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => x(0),
      i1  => y(1),
      i2  => not_x(4),
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => not_aux66,
      i1  => not_y(1),
      i2  => o3_x2_3_sig,
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => not_y(0),
      i1  => ao22_x2_23_sig,
      i2  => o3_x2_2_sig,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => not_aux2,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_ins : mx2_x2
   port map (
      cmd => y(1),
      i0  => inv_x2_13_sig,
      i1  => aux20,
      q   => mx2_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => not_aux78,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_2_ins : mx2_x2
   port map (
      cmd => y(1),
      i0  => inv_x2_14_sig,
      i1  => aux81,
      q   => mx2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => not_aux86,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => not_aux83,
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => x(0),
      i1  => y(1),
      i2  => not_aux13,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => not_aux25,
      i1  => not_y(1),
      i2  => o3_x2_4_sig,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_6_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => not_y(1),
      i0   => nao22_x1_6_sig,
      i1   => inv_x2_16_sig,
      i2   => inv_x2_15_sig,
      q    => mx3_x2_6_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_5_ins : mx3_x2
   port map (
      cmd0 => not_y(2),
      cmd1 => y(0),
      i0   => mx3_x2_6_sig,
      i1   => mx2_x2_2_sig,
      i2   => mx2_x2_sig,
      q    => mx3_x2_5_sig,
      vdd  => vdd,
      vss  => vss
   );

nmx3_x1_ins : nmx3_x1
   port map (
      cmd0 => not_y(3),
      cmd1 => not_y(2),
      i0   => mx3_x2_5_sig,
      i1   => nao22_x1_5_sig,
      i2   => mx3_x2_4_sig,
      nq   => nmx3_x1_sig,
      vdd  => vdd,
      vss  => vss
   );

z_4_ins : na3_x1
   port map (
      i0  => nmx3_x1_sig,
      i1  => nao22_x1_3_sig,
      i2  => nao22_x1_2_sig,
      nq  => z(4),
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_aux83,
      i1  => not_aux38,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_3_ins : mx2_x2
   port map (
      cmd => y(1),
      i0  => aux18,
      i1  => na2_x1_7_sig,
      q   => mx2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_aux173,
      i1  => not_x(1),
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_x(0),
      i1  => not_aux170,
      i2  => na2_x1_8_sig,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => x(1),
      i1  => not_aux100,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => x(1),
      i1  => aux174,
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => a2_x2_10_sig,
      i1  => no2_x1_9_sig,
      i2  => x(0),
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => not_aux171,
      i1  => aux10,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => x(0),
      i1  => a2_x2_11_sig,
      i2  => not_aux115,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_7_sig,
      i1  => not_y(1),
      i2  => ao22_x2_24_sig,
      i3  => a3_x2_2_sig,
      i4  => y(1),
      q   => oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => not_aux86,
      i1  => aux49,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_6_ins : an12_x1
   port map (
      i0  => aux147,
      i1  => not_aux171,
      q   => an12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => x(0),
      i1  => an12_x1_6_sig,
      i2  => not_aux220,
      i3  => not_aux103,
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_x(0),
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => not_aux168,
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => aux175,
      i1  => x(1),
      i2  => inv_x2_17_sig,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => oa22_x2_6_sig,
      i1  => no2_x1_10_sig,
      i2  => nao2o22_x1_sig,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_8_ins : mx3_x2
   port map (
      cmd0 => not_y(0),
      cmd1 => y(1),
      i0   => oa22_x2_5_sig,
      i1   => on12_x1_sig,
      i2   => aux27,
      q    => mx3_x2_8_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_7_ins : mx3_x2
   port map (
      cmd0 => not_y(2),
      cmd1 => y(0),
      i0   => mx3_x2_8_sig,
      i1   => oa2ao222_x2_3_sig,
      i2   => mx2_x2_3_sig,
      q    => mx3_x2_7_sig,
      vdd  => vdd,
      vss  => vss
   );

an12_x1_7_ins : an12_x1
   port map (
      i0  => aux81,
      i1  => not_aux44,
      q   => an12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => not_y(1),
      i1  => an12_x1_7_sig,
      i2  => not_aux22,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => not_aux134,
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => not_aux170,
      i1  => x(1),
      i2  => aux131,
      i3  => not_aux31,
      i4  => not_x(1),
      q   => oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_aux105,
      i1  => not_aux171,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => x(0),
      i1  => a2_x2_12_sig,
      i2  => not_aux124,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_10_ins : mx3_x2
   port map (
      cmd0 => not_y(1),
      cmd1 => not_x(0),
      i0   => nao22_x1_9_sig,
      i1   => oa2ao222_x2_4_sig,
      i2   => inv_x2_18_sig,
      q    => mx3_x2_10_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => not_aux165,
      i1  => not_aux2,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => not_aux160,
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => not_x(1),
      i1  => aux150,
      i2  => not_aux168,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => nao22_x1_10_sig,
      i1  => not_x(0),
      i2  => inv_x2_19_sig,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_aux78,
      i1  => not_aux46,
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => a2_x2_13_sig,
      i1  => not_y(1),
      i2  => not_aux17,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_11_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => y(1),
      i0   => nao22_x1_11_sig,
      i1   => oa22_x2_7_sig,
      i2   => na2_x1_9_sig,
      q    => mx3_x2_11_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_9_ins : mx3_x2
   port map (
      cmd0 => y(2),
      cmd1 => y(0),
      i0   => mx3_x2_11_sig,
      i1   => mx3_x2_10_sig,
      i2   => nao22_x1_8_sig,
      q    => mx3_x2_9_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => y(0),
      i1  => y(1),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => not_aux91,
      i1  => aux89,
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => x(1),
      i1  => x(0),
      i2  => aux93,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => not_aux218,
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_5_ins : oa2ao222_x2
   port map (
      i0  => inv_x2_20_sig,
      i1  => x(4),
      i2  => a3_x2_3_sig,
      i3  => a2_x2_15_sig,
      i4  => a2_x2_14_sig,
      q   => oa2ao222_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => not_aux117,
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux100,
      i1  => aux102,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => x(1),
      i1  => x(0),
      i2  => aux34,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => x(1),
      i1  => x(0),
      i2  => not_aux95,
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => o3_x2_5_sig,
      i1  => na3_x1_3_sig,
      i2  => o2_x2_7_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => not_y(1),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => not_aux9,
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => aux94,
      i1  => y(1),
      i2  => inv_x2_22_sig,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_6_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_8_sig,
      i1  => not_y(0),
      i2  => a2_x2_16_sig,
      i3  => inv_x2_21_sig,
      i4  => y(0),
      q   => oa2ao222_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => not_aux161,
      i2  => not_aux167,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => aux145,
      i1  => y(1),
      i2  => inv_x2_23_sig,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_24_ins : inv_x2
   port map (
      i   => not_aux39,
      nq  => inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux118,
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => not_aux125,
      i2  => not_aux143,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_7_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_13_sig,
      i1  => y(0),
      i2  => a2_x2_17_sig,
      i3  => inv_x2_24_sig,
      i4  => not_y(0),
      q   => oa2ao222_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_13_ins : mx3_x2
   port map (
      cmd0 => y(2),
      cmd1 => not_y(0),
      i0   => oa2ao222_x2_7_sig,
      i1   => oa22_x2_9_sig,
      i2   => nao22_x1_12_sig,
      q    => mx3_x2_13_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_12_ins : mx3_x2
   port map (
      cmd0 => not_y(3),
      cmd1 => y(2),
      i0   => mx3_x2_13_sig,
      i1   => oa2ao222_x2_6_sig,
      i2   => oa2ao222_x2_5_sig,
      q    => mx3_x2_12_sig,
      vdd  => vdd,
      vss  => vss
   );

z_5_ins : mx3_x2
   port map (
      cmd0 => y(4),
      cmd1 => not_y(3),
      i0   => mx3_x2_12_sig,
      i1   => mx3_x2_9_sig,
      i2   => mx3_x2_7_sig,
      q    => z(5),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_25_ins : inv_x2
   port map (
      i   => aux118,
      nq  => inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => inv_x2_25_sig,
      i2  => not_aux143,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => not_x(0),
      i1  => not_aux13,
      i2  => aux98,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_aux184,
      i1  => aux88,
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux31,
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => x(0),
      i1  => o2_x2_8_sig,
      i2  => na2_x1_10_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => not_x(1),
      i1  => not_aux193,
      i2  => not_aux34,
      i3  => x(1),
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_aux193,
      i1  => not_x(1),
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_aux136,
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => x(0),
      i1  => na2_x1_12_sig,
      i2  => na2_x1_11_sig,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_26_ins : inv_x2
   port map (
      i   => aux128,
      nq  => inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => not_x(1),
      i1  => inv_x2_26_sig,
      i2  => not_aux137,
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa3ao322_x2_ins : oa3ao322_x2
   port map (
      i0  => nao22_x1_15_sig,
      i1  => not_y(1),
      i2  => na3_x1_4_sig,
      i3  => nao2o22_x1_2_sig,
      i4  => a3_x2_5_sig,
      i5  => a3_x2_4_sig,
      i6  => y(1),
      q   => oa3ao322_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_27_ins : inv_x2
   port map (
      i   => aux187,
      nq  => inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => not_aux179,
      i1  => not_aux67,
      i2  => inv_x2_27_sig,
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_28_ins : inv_x2
   port map (
      i   => not_aux68,
      nq  => inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => x(1),
      i1  => aux192,
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_aux121,
      i1  => not_aux190,
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_8_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_13_sig,
      i1  => not_x(0),
      i2  => a2_x2_18_sig,
      i3  => inv_x2_28_sig,
      i4  => x(0),
      q   => oa2ao222_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => not_aux125,
      i1  => not_y(1),
      i2  => not_aux39,
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_15_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => y(1),
      i0   => nao22_x1_17_sig,
      i1   => oa2ao222_x2_8_sig,
      i2   => nao22_x1_16_sig,
      q    => mx3_x2_15_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_14_ins : mx3_x2
   port map (
      cmd0 => y(2),
      cmd1 => y(0),
      i0   => mx3_x2_15_sig,
      i1   => oa3ao322_x2_sig,
      i2   => nao22_x1_14_sig,
      q    => mx3_x2_14_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => not_aux161,
      i1  => not_y(1),
      i2  => not_aux144,
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => not_aux126,
      i1  => not_aux184,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_4_ins : mx2_x2
   port map (
      cmd => x(1),
      i0  => aux62,
      i1  => na2_x1_14_sig,
      q   => mx2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => not_aux95,
      i1  => aux71,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => x(1),
      i1  => na2_x1_15_sig,
      i2  => not_aux157,
      i3  => not_x(1),
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => x(4),
      i1  => not_aux71,
      i2  => not_aux184,
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_5_ins : mx2_x2
   port map (
      cmd => x(1),
      i0  => aux175,
      i1  => not_aux72,
      q   => mx2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_18_ins : mx3_x2
   port map (
      cmd0 => not_x(0),
      cmd1 => not_x(1),
      i0   => mx2_x2_5_sig,
      i1   => nao22_x1_19_sig,
      i2   => aux89,
      q    => mx3_x2_18_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_17_ins : mx3_x2
   port map (
      cmd0 => not_y(1),
      cmd1 => x(0),
      i0   => mx3_x2_18_sig,
      i1   => oa2a22_x2_sig,
      i2   => mx2_x2_4_sig,
      q    => mx3_x2_17_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_aux179,
      i1  => not_aux164,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_aux184,
      i1  => not_x(4),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => not_x(1),
      i1  => not_aux71,
      i2  => not_x(4),
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_aux87,
      i1  => not_aux156,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => na2_x1_18_sig,
      i1  => not_x(1),
      i2  => no3_x1_sig,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_20_ins : mx3_x2
   port map (
      cmd0 => x(0),
      cmd1 => not_x(1),
      i0   => oa22_x2_10_sig,
      i1   => na2_x1_17_sig,
      i2   => not_aux103,
      q    => mx3_x2_20_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_29_ins : inv_x2
   port map (
      i   => aux145,
      nq  => inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => inv_x2_29_sig,
      i2  => not_aux167,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_19_ins : mx3_x2
   port map (
      cmd0 => y(0),
      cmd1 => not_y(1),
      i0   => nao22_x1_20_sig,
      i1   => mx3_x2_20_sig,
      i2   => na2_x1_16_sig,
      q    => mx3_x2_19_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_16_ins : mx3_x2
   port map (
      cmd0 => not_y(2),
      cmd1 => y(0),
      i0   => mx3_x2_19_sig,
      i1   => mx3_x2_17_sig,
      i2   => nao22_x1_18_sig,
      q    => mx3_x2_16_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => not_x(1),
      i1  => not_aux47,
      i2  => aux90,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => not_y(1),
      i1  => a3_x2_6_sig,
      i2  => aux221,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => x(2),
      i1  => x(0),
      i2  => aux182,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_x(3),
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_aux91,
      i1  => no2_x1_11_sig,
      i2  => na3_x1_6_sig,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => not_aux226,
      i1  => not_y(1),
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => y(0),
      i1  => x(1),
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => a2_x2_19_sig,
      i1  => not_aux173,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => not_y(1),
      i1  => not_aux99,
      i2  => on12_x1_2_sig,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => oa22_x2_11_sig,
      i1  => o2_x2_9_sig,
      i2  => na3_x1_5_sig,
      i3  => nao22_x1_21_sig,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => not_aux68,
      i1  => not_aux176,
      i2  => not_x(0),
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => noa22_x1_6_sig,
      i1  => aux186,
      i2  => y(1),
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => not_x(1),
      i1  => aux183,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_aux184,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_x(0),
      i1  => na2_x1_19_sig,
      i2  => on12_x1_3_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => not_aux104,
      i1  => not_aux146,
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => x(1),
      i1  => a2_x2_20_sig,
      i2  => not_aux106,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => not_y(1),
      i1  => nao22_x1_22_sig,
      i2  => na3_x1_7_sig,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_30_ins : inv_x2
   port map (
      i   => aux94,
      nq  => inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => inv_x2_30_sig,
      i2  => not_aux117,
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_9_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_23_sig,
      i1  => not_y(0),
      i2  => a3_x2_7_sig,
      i3  => ao22_x2_25_sig,
      i4  => y(0),
      q   => oa2ao222_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => y(0),
      i1  => x(4),
      i2  => y(1),
      i3  => not_y(2),
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_31_ins : inv_x2
   port map (
      i   => aux181,
      nq  => inv_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_26_ins : ao22_x2
   port map (
      i0  => not_aux98,
      i1  => aux180,
      i2  => inv_x2_31_sig,
      q   => ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => not_y(1),
      i1  => ao22_x2_26_sig,
      i2  => not_aux222,
      i3  => not_x(4),
      q   => ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => x(3),
      i1  => not_aux13,
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => not_x(0),
      i1  => not_aux34,
      i2  => o2_x2_10_sig,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => not_y(1),
      i1  => noa22_x1_7_sig,
      i2  => aux223,
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => not_x(2),
      i1  => not_aux2,
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => not_y(0),
      i1  => not_aux154,
      i2  => a2_x2_21_sig,
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => not_x(0),
      i1  => not_aux176,
      i2  => x(4),
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => oa22_x2_13_sig,
      i1  => not_y(1),
      i2  => o3_x2_6_sig,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => oa22_x2_12_sig,
      i1  => nao22_x1_24_sig,
      i2  => ao2o22_x2_sig,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_2_ins : oa2a22_x2
   port map (
      i0  => y(2),
      i1  => na3_x1_8_sig,
      i2  => a4_x2_sig,
      i3  => aux177,
      q   => oa2a22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_21_ins : mx3_x2
   port map (
      cmd0 => y(3),
      cmd1 => y(2),
      i0   => oa2a22_x2_2_sig,
      i1   => oa2ao222_x2_9_sig,
      i2   => na4_x1_sig,
      q    => mx3_x2_21_sig,
      vdd  => vdd,
      vss  => vss
   );

z_6_ins : mx3_x2
   port map (
      cmd0 => y(4),
      cmd1 => y(3),
      i0   => mx3_x2_21_sig,
      i1   => mx3_x2_16_sig,
      i2   => mx3_x2_14_sig,
      q    => z(6),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => x(0),
      i1  => aux102,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => not_aux100,
      i1  => not_x(1),
      i2  => not_aux201,
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => y(1),
      i1  => nao22_x1_25_sig,
      i2  => na2_x1_20_sig,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => not_aux156,
      i1  => x(1),
      i2  => x(0),
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => y(1),
      i1  => not_aux199,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => na2_x1_21_sig,
      i1  => noa22_x1_8_sig,
      i2  => aux221,
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => not_aux200,
      i1  => not_x(4),
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => x(3),
      i1  => not_y(1),
      i2  => o2_x2_11_sig,
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_22_ins : a2_x2
   port map (
      i0  => aux215,
      i1  => aux182,
      q   => a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_aux74,
      i1  => not_y(1),
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => aux34,
      i1  => na2_x1_22_sig,
      i2  => a2_x2_22_sig,
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => na3_x1_11_sig,
      i1  => na3_x1_10_sig,
      i2  => nao22_x1_26_sig,
      i3  => na3_x1_9_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_4_ins : oa2a22_x2
   port map (
      i0  => y(1),
      i1  => aux91,
      i2  => not_aux31,
      i3  => aux219,
      q   => oa2a22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => y(1),
      i1  => not_x(1),
      i2  => aux202,
      i3  => aux172,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_27_ins : nao22_x1
   port map (
      i0  => not_aux224,
      i1  => not_aux172,
      i2  => na4_x1_3_sig,
      nq  => nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_28_ins : nao22_x1
   port map (
      i0  => x(0),
      i1  => not_aux201,
      i2  => not_aux226,
      nq  => nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => x(0),
      i1  => not_aux91,
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux170,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => not_aux64,
      i1  => o2_x2_13_sig,
      i2  => o2_x2_12_sig,
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a2a24_x2_ins : oa2a2a2a24_x2
   port map (
      i0  => y(1),
      i1  => na3_x1_12_sig,
      i2  => nao22_x1_28_sig,
      i3  => not_y(1),
      i4  => y(0),
      i5  => nao22_x1_27_sig,
      i6  => oa2a22_x2_4_sig,
      i7  => not_y(0),
      q   => oa2a2a2a24_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_3_ins : oa2a22_x2
   port map (
      i0  => y(2),
      i1  => oa2a2a2a24_x2_sig,
      i2  => na4_x1_2_sig,
      i3  => not_y(2),
      q   => oa2a22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => not_x(3),
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => not_y(1),
      i1  => x(0),
      i2  => na2_x1_23_sig,
      i3  => not_aux90,
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => x(0),
      i1  => y(1),
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux191,
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => o2_x2_14_sig,
      i1  => not_aux102,
      i2  => na2_x1_24_sig,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_29_ins : nao22_x1
   port map (
      i0  => noa22_x1_9_sig,
      i1  => a4_x2_2_sig,
      i2  => not_y(0),
      nq  => nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => aux183,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => na2_x1_25_sig,
      i1  => not_aux110,
      i2  => not_x(0),
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => x(0),
      i1  => not_aux206,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_30_ins : nao22_x1
   port map (
      i0  => no2_x1_12_sig,
      i1  => noa22_x1_10_sig,
      i2  => y(1),
      nq  => nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_8_ins : an12_x1
   port map (
      i0  => not_aux220,
      i1  => aux204,
      q   => an12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => not_aux203,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_31_ins : nao22_x1
   port map (
      i0  => not_aux206,
      i1  => not_x(0),
      i2  => not_aux66,
      nq  => nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => nao22_x1_31_sig,
      i1  => not_y(1),
      i2  => no2_x1_13_sig,
      i3  => an12_x1_8_sig,
      i4  => y(0),
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => noa2ao222_x1_sig,
      i1  => nao22_x1_30_sig,
      i2  => nao22_x1_29_sig,
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => not_aux47,
      i1  => not_aux209,
      i2  => not_y(0),
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => not_x(0),
      i1  => not_aux210,
      i2  => not_x(2),
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => aux186,
      i1  => no3_x1_2_sig,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_27_ins : ao22_x2
   port map (
      i0  => no2_x1_14_sig,
      i1  => not_y(1),
      i2  => o3_x2_7_sig,
      q   => ao22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => not_aux208,
      i1  => not_x(0),
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => o2_x2_15_sig,
      i1  => not_aux203,
      i2  => y(1),
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => x(0),
      i1  => y(1),
      i2  => aux204,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_32_ins : nao22_x1
   port map (
      i0  => a3_x2_8_sig,
      i1  => noa22_x1_11_sig,
      i2  => not_y(0),
      nq  => nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_32_ins : inv_x2
   port map (
      i   => aux204,
      nq  => inv_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_28_ins : ao22_x2
   port map (
      i0  => not_aux208,
      i1  => x(0),
      i2  => inv_x2_32_sig,
      q   => ao22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => x(0),
      i1  => aux210,
      i2  => aux34,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => x(1),
      i1  => aux156,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => na2_x1_27_sig,
      i1  => na3_x1_16_sig,
      i2  => ao22_x2_28_sig,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_y(1),
      i1  => na3_x1_15_sig,
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => na2_x1_26_sig,
      i1  => nao22_x1_32_sig,
      i2  => ao22_x2_27_sig,
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_5_ins : oa2a22_x2
   port map (
      i0  => y(2),
      i1  => na3_x1_14_sig,
      i2  => na3_x1_13_sig,
      i3  => not_y(2),
      q   => oa2a22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => aux177,
      i1  => y(1),
      i2  => y(0),
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_23_ins : a2_x2
   port map (
      i0  => not_aux179,
      i1  => not_aux71,
      q   => a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => y(3),
      i1  => not_y(2),
      i2  => a2_x2_23_sig,
      i3  => not_x(4),
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => not_aux222,
      i1  => no4_x1_sig,
      i2  => oa22_x2_15_sig,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => not_aux95,
      i1  => not_y(0),
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => not_aux179,
      i1  => not_y(1),
      i2  => o2_x2_16_sig,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_aux196,
      i1  => not_x(4),
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => y(1),
      i1  => na2_x1_28_sig,
      i2  => aux87,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => y(1),
      i1  => not_aux195,
      i2  => not_x(4),
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_aux194,
      i1  => aux223,
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => na2_x1_29_sig,
      i1  => o3_x2_8_sig,
      i2  => na3_x1_17_sig,
      i3  => oa22_x2_16_sig,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_9_ins : an12_x1
   port map (
      i0  => not_aux149,
      i1  => aux216,
      q   => an12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => x(1),
      i1  => not_aux99,
      i2  => y(1),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_33_ins : nao22_x1
   port map (
      i0  => no3_x1_3_sig,
      i1  => an12_x1_9_sig,
      i2  => not_y(0),
      nq  => nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => not_aux149,
      i1  => not_aux184,
      i2  => x(1),
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_33_ins : inv_x2
   port map (
      i   => not_aux197,
      nq  => inv_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_34_ins : nao22_x1
   port map (
      i0  => inv_x2_33_sig,
      i1  => noa22_x1_12_sig,
      i2  => y(1),
      nq  => nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_aux88,
      i1  => not_aux179,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => aux175,
      i1  => na2_x1_30_sig,
      i2  => not_y(1),
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => not_aux101,
      i1  => x(1),
      i2  => y(1),
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => x(3),
      i1  => y(0),
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => not_aux6,
      i1  => na2_x1_31_sig,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => x(1),
      i1  => not_aux88,
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => o2_x2_17_sig,
      i1  => no2_x1_15_sig,
      i2  => oa22_x2_17_sig,
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => na3_x1_19_sig,
      i1  => na3_x1_18_sig,
      i2  => nao22_x1_34_sig,
      i3  => nao22_x1_33_sig,
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_6_ins : oa2a22_x2
   port map (
      i0  => y(2),
      i1  => na4_x1_5_sig,
      i2  => na4_x1_4_sig,
      i3  => not_y(2),
      q   => oa2a22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => oa2a22_x2_6_sig,
      i1  => y(3),
      i2  => a3_x2_9_sig,
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

z_7_ins : mx3_x2
   port map (
      cmd0 => y(4),
      cmd1 => y(3),
      i0   => oa22_x2_14_sig,
      i1   => oa2a22_x2_5_sig,
      i2   => oa2a22_x2_3_sig,
      q    => z(7),
      vdd  => vdd,
      vss  => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => x(3),
      i1  => y(0),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_aux17,
      i1  => no2_x1_16_sig,
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => aux202,
      i1  => y(1),
      i2  => na2_x1_32_sig,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_24_ins : a2_x2
   port map (
      i0  => not_aux194,
      i1  => not_y(0),
      q   => a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => not_aux225,
      i1  => not_x(3),
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_35_ins : nao22_x1
   port map (
      i0  => o2_x2_18_sig,
      i1  => a2_x2_24_sig,
      i2  => not_y(2),
      nq  => nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => not_x(4),
      i1  => not_y(3),
      i2  => not_aux227,
      i3  => y(4),
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => no4_x1_2_sig,
      i1  => nao22_x1_35_sig,
      i2  => oa22_x2_18_sig,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_34_ins : inv_x2
   port map (
      i   => aux207,
      nq  => inv_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => x(2),
      i1  => y(0),
      i2  => inv_x2_34_sig,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => x(0),
      i1  => not_aux210,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => na2_x1_34_sig,
      i1  => y(1),
      i2  => o3_x2_9_sig,
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => aux101,
      i1  => aux217,
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => not_y(2),
      i1  => not_aux211,
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => no2_x1_17_sig,
      i1  => on12_x1_4_sig,
      i2  => oa22_x2_19_sig,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => aux184,
      i1  => not_x(1),
      i2  => x(0),
      i3  => y(1),
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => not_aux184,
      i1  => not_aux224,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_36_ins : nao22_x1
   port map (
      i0  => no2_x1_18_sig,
      i1  => a4_x2_3_sig,
      i2  => y(0),
      nq  => nao22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_35_ins : inv_x2
   port map (
      i   => aux181,
      nq  => inv_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_29_ins : ao22_x2
   port map (
      i0  => not_y(1),
      i1  => not_aux197,
      i2  => inv_x2_35_sig,
      q   => ao22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => ao22_x2_29_sig,
      i1  => nao22_x1_36_sig,
      i2  => na3_x1_21_sig,
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => y(3),
      i1  => na3_x1_20_sig,
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_36_ins : inv_x2
   port map (
      i   => not_aux222,
      nq  => inv_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_30_ins : ao22_x2
   port map (
      i0  => aux198,
      i1  => x(0),
      i2  => inv_x2_36_sig,
      q   => ao22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_25_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => not_x(3),
      q   => a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_37_ins : nao22_x1
   port map (
      i0  => a2_x2_25_sig,
      i1  => ao22_x2_30_sig,
      i2  => not_y(0),
      nq  => nao22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_26_ins : a2_x2
   port map (
      i0  => not_aux211,
      i1  => not_y(1),
      q   => a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => not_aux179,
      i1  => not_x(3),
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => na2_x1_36_sig,
      i1  => not_aux199,
      i2  => not_y(1),
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_38_ins : nao22_x1
   port map (
      i0  => noa22_x1_13_sig,
      i1  => a2_x2_26_sig,
      i2  => y(0),
      nq  => nao22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => y(2),
      i1  => nao22_x1_38_sig,
      i2  => nao22_x1_37_sig,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_27_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => not_aux195,
      q   => a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => y(1),
      i1  => aux47,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => x(3),
      i1  => y(0),
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => aux202,
      i1  => na2_x1_37_sig,
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => aux61,
      i1  => on12_x1_5_sig,
      i2  => no2_x1_19_sig,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_x(4),
      i1  => y(3),
      i2  => no3_x1_4_sig,
      i3  => a2_x2_27_sig,
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => no4_x1_3_sig,
      i1  => na3_x1_22_sig,
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => not_aux92,
      i1  => y(0),
      i2  => not_aux220,
      i3  => aux6,
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => not_aux3,
      i1  => na4_x1_7_sig,
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_39_ins : nao22_x1
   port map (
      i0  => x(1),
      i1  => not_aux149,
      i2  => not_aux95,
      nq  => nao22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_6_ins : mx2_x2
   port map (
      cmd => aux214,
      i0  => aux213,
      i1  => nao22_x1_39_sig,
      q   => mx2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => y(2),
      i1  => mx2_x2_6_sig,
      i2  => on12_x1_6_sig,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_25_ins : na3_x1
   port map (
      i0  => x(0),
      i1  => y(1),
      i2  => aux212,
      nq  => na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => x(1),
      i1  => y(1),
      i2  => not_aux98,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_24_ins : na3_x1
   port map (
      i0  => not_aux149,
      i1  => o3_x2_10_sig,
      i2  => na3_x1_25_sig,
      nq  => na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_28_ins : a2_x2
   port map (
      i0  => na3_x1_24_sig,
      i1  => not_y(0),
      q   => a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_26_ins : na3_x1
   port map (
      i0  => x(1),
      i1  => x(0),
      i2  => not_aux92,
      nq  => na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => aux213,
      i1  => y(1),
      i2  => na3_x1_26_sig,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_29_ins : a2_x2
   port map (
      i0  => not_aux225,
      i1  => aux98,
      q   => a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_31_ins : ao22_x2
   port map (
      i0  => a2_x2_29_sig,
      i1  => a3_x2_11_sig,
      i2  => y(0),
      q   => ao22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_40_ins : nao22_x1
   port map (
      i0  => ao22_x2_31_sig,
      i1  => a2_x2_28_sig,
      i2  => not_y(2),
      nq  => nao22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => nao22_x1_40_sig,
      i1  => na3_x1_23_sig,
      i2  => na2_x1_35_sig,
      i3  => na2_x1_33_sig,
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

z_8_ins : oa22_x2
   port map (
      i0  => na4_x1_6_sig,
      i1  => y(4),
      i2  => a3_x2_10_sig,
      q   => z(8),
      vdd => vdd,
      vss => vss
   );

an12_x1_10_ins : an12_x1
   port map (
      i0  => aux84,
      i1  => not_aux0,
      q   => an12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => not_aux227,
      i1  => not_aux3,
      i2  => not_y(0),
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => not_x(4),
      i1  => not_y(4),
      i2  => a3_x2_12_sig,
      i3  => an12_x1_10_sig,
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => not_aux209,
      i1  => not_x(2),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => y(2),
      i1  => no2_x1_20_sig,
      i2  => x(3),
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_30_ins : a2_x2
   port map (
      i0  => y(1),
      i1  => aux179,
      q   => a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_37_ins : inv_x2
   port map (
      i   => not_aux48,
      nq  => inv_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_41_ins : nao22_x1
   port map (
      i0  => inv_x2_37_sig,
      i1  => a2_x2_30_sig,
      i2  => y(0),
      nq  => nao22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => nao22_x1_41_sig,
      i1  => no3_x1_5_sig,
      i2  => o4_x2_sig,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_42_ins : nao22_x1
   port map (
      i0  => y(1),
      i1  => aux23,
      i2  => x(3),
      nq  => nao22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => not_aux26,
      i1  => y(1),
      i2  => not_aux200,
      i3  => not_y(1),
      q   => ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_32_ins : ao22_x2
   port map (
      i0  => not_aux218,
      i1  => not_aux196,
      i2  => not_y(2),
      q   => ao22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => y(1),
      i1  => not_aux200,
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => not_aux179,
      i1  => not_x(3),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_43_ins : nao22_x1
   port map (
      i0  => no2_x1_21_sig,
      i1  => aux187,
      i2  => y(1),
      nq  => nao22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => nao22_x1_43_sig,
      i1  => o2_x2_19_sig,
      i2  => not_y(0),
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_2_ins : noa2ao222_x1
   port map (
      i0  => oa22_x2_20_sig,
      i1  => ao22_x2_32_sig,
      i2  => not_y(0),
      i3  => ao2o22_x2_2_sig,
      i4  => nao22_x1_42_sig,
      nq  => noa2ao222_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

z_9_ins : ao22_x2
   port map (
      i0  => noa2ao222_x1_2_sig,
      i1  => y(3),
      i2  => noa22_x1_14_sig,
      q   => z(9),
      vdd => vdd,
      vss => vss
   );


end structural;
