#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 21 16:48:37 2025
# Process ID: 13992
# Current directory: C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_registerIP_0_0_synth_1
# Command line: vivado.exe -log system_registerIP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_registerIP_0_0.tcl
# Log file: C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_registerIP_0_0_synth_1/system_registerIP_0_0.vds
# Journal file: C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_registerIP_0_0_synth_1\vivado.jou
# Running On: DESKTOP-J1G93P6, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 68558 MB
#-----------------------------------------------------------
source system_registerIP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.984 ; gain = 156.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/datamemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/instructionmemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/controlsubsystemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2023.1/data/ip'.
Command: synth_design -top system_registerIP_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2228.176 ; gain = 409.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_registerIP_0_0' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ip/system_registerIP_0_0/synth/system_registerIP_0_0.vhd:91]
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'registerIP' declared at 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ipshared/7ac2/hdl/registerIP_v1_0.vhd:5' bound to instance 'U0' of component 'registerIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ip/system_registerIP_0_0/synth/system_registerIP_0_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'registerIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ipshared/7ac2/hdl/registerIP_v1_0.vhd:47]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ipshared/7ac2/hdl/registerIP_v1_0.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'registerIP' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ipshared/7ac2/hdl/registerIP_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'system_registerIP_0_0' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ip/system_registerIP_0_0/synth/system_registerIP_0_0.vhd:91]
WARNING: [Synth 8-7129] Port s01_axi_awprot[2] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[1] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[0] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[3] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[2] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[1] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[0] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[2] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[1] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[0] in module registerIP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.219 ; gain = 516.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2353.133 ; gain = 534.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2353.133 ; gain = 534.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2353.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2465.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2465.789 ; gain = 0.008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 75    
	   2 Input    1 Bit        Muxes := 133   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s01_axi_awprot[2] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[1] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[0] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[3] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[2] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[1] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_wstrb[0] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[2] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[1] in module registerIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[0] in module registerIP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    17|
|3     |LUT3  |    22|
|4     |LUT4  |    19|
|5     |LUT5  |   114|
|6     |LUT6  |  1872|
|7     |MUXF7 |   384|
|8     |FDCE  |   991|
|9     |FDPE  |     1|
|10    |FDRE  |    37|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 2465.789 ; gain = 646.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:27 . Memory (MB): peak = 2465.789 ; gain = 534.016
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 2465.789 ; gain = 646.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2465.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_registerIP_0_0' is not ideal for floorplanning, since the cellview 'registerIP' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2465.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e228a7cc
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 2465.789 ; gain = 1050.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_registerIP_0_0_synth_1/system_registerIP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_registerIP_0_0_utilization_synth.rpt -pb system_registerIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 16:51:03 2025...
