INFO-FLOW: Workspace /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution opened at Sat Jun 10 16:43:39 CDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/vitis/v2022p2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.14 sec.
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.26 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format xo -ipname forward 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname forward 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Analyzing design file '/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/mnt/shared/home/tz32/scalehls_vitis_test/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.cpp.clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.cpp.clang.err.log 
Command         ap_eval done; 0.4 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top forward -name=forward 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 3.38 sec.
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:81:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:84:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:88:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/.systemc_flag -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/all.directive.json -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.67 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.clang-tidy.loop-label.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 6.46 sec.
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.05 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.15 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp -I/mnt/shared/home/tz32/scalehls_vitis_test/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.bc -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.05 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.88 seconds. CPU system time: 2.81 seconds. Elapsed time: 27.7 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc -args  "/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.g.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.2.m1.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.88 sec.
Execute         run_link_or_opt -opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=forward -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=forward -reflow-float-conversion -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.16 sec.
Execute         run_link_or_opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.4.m2.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=forward 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=forward -mllvm -hls-db-dir -mllvm /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.333 -x ir /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.52 sec.
INFO: [HLS 214-178] Inlining function 'forward_node2(float (*) [1][32][32], float (*) [1024])' into 'forward(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'forward_node1(float (*) [1024], float (*) [10], float (*) [10])' into 'forward(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'forward_node0(float (*) [10], float*, float (*) [10])' into 'forward(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:72:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/../../../kernel.xml -> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 1.24 seconds. Elapsed time: 5.18 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.078 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top forward -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.0.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.1.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.2.prechk.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.g.1.bc to /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.1.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60) in function 'forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) in function 'forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26) in function 'forward' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.1.tmp.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'forward' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:69)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.2.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43:31) in function 'forward' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'v29' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:62:17)
INFO: [HLS 200-472] Inferring partial write operation for 'v30' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47:21)
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.119 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.25 sec.
Command       elaborate done; 33.13 sec.
Execute       ap_eval exec zip -j /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'forward' ...
Execute         ap_set_top_model forward 
Execute         get_model_list forward -filter all-wo-channel -topdown 
Execute         preproc_iomode -model forward 
Execute         preproc_iomode -model forward_Pipeline_VITIS_LOOP_26_2 
Execute         preproc_iomode -model forward_Pipeline_VITIS_LOOP_44_3 
Execute         preproc_iomode -model forward_Pipeline_VITIS_LOOP_60_1 
Execute         get_model_list forward -filter all-wo-channel 
INFO-FLOW: Model list for configure: forward_Pipeline_VITIS_LOOP_60_1 forward_Pipeline_VITIS_LOOP_44_3 forward_Pipeline_VITIS_LOOP_26_2 forward
INFO-FLOW: Configuring Module : forward_Pipeline_VITIS_LOOP_60_1 ...
Execute         set_default_model forward_Pipeline_VITIS_LOOP_60_1 
Execute         apply_spec_resource_limit forward_Pipeline_VITIS_LOOP_60_1 
INFO-FLOW: Configuring Module : forward_Pipeline_VITIS_LOOP_44_3 ...
Execute         set_default_model forward_Pipeline_VITIS_LOOP_44_3 
Execute         apply_spec_resource_limit forward_Pipeline_VITIS_LOOP_44_3 
INFO-FLOW: Configuring Module : forward_Pipeline_VITIS_LOOP_26_2 ...
Execute         set_default_model forward_Pipeline_VITIS_LOOP_26_2 
Execute         apply_spec_resource_limit forward_Pipeline_VITIS_LOOP_26_2 
INFO-FLOW: Configuring Module : forward ...
Execute         set_default_model forward 
Execute         apply_spec_resource_limit forward 
INFO-FLOW: Model list for preprocess: forward_Pipeline_VITIS_LOOP_60_1 forward_Pipeline_VITIS_LOOP_44_3 forward_Pipeline_VITIS_LOOP_26_2 forward
INFO-FLOW: Preprocessing Module: forward_Pipeline_VITIS_LOOP_60_1 ...
Execute         set_default_model forward_Pipeline_VITIS_LOOP_60_1 
Execute         cdfg_preprocess -model forward_Pipeline_VITIS_LOOP_60_1 
Execute         rtl_gen_preprocess forward_Pipeline_VITIS_LOOP_60_1 
INFO-FLOW: Preprocessing Module: forward_Pipeline_VITIS_LOOP_44_3 ...
Execute         set_default_model forward_Pipeline_VITIS_LOOP_44_3 
Execute         cdfg_preprocess -model forward_Pipeline_VITIS_LOOP_44_3 
Execute         rtl_gen_preprocess forward_Pipeline_VITIS_LOOP_44_3 
INFO-FLOW: Preprocessing Module: forward_Pipeline_VITIS_LOOP_26_2 ...
Execute         set_default_model forward_Pipeline_VITIS_LOOP_26_2 
Execute         cdfg_preprocess -model forward_Pipeline_VITIS_LOOP_26_2 
Execute         rtl_gen_preprocess forward_Pipeline_VITIS_LOOP_26_2 
INFO-FLOW: Preprocessing Module: forward ...
Execute         set_default_model forward 
Execute         cdfg_preprocess -model forward 
Execute         rtl_gen_preprocess forward 
INFO-FLOW: Model list for synthesis: forward_Pipeline_VITIS_LOOP_60_1 forward_Pipeline_VITIS_LOOP_44_3 forward_Pipeline_VITIS_LOOP_26_2 forward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_Pipeline_VITIS_LOOP_60_1 
Execute         schedule -model forward_Pipeline_VITIS_LOOP_60_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.sched.adb -f 
INFO-FLOW: Finish scheduling forward_Pipeline_VITIS_LOOP_60_1.
Execute         set_default_model forward_Pipeline_VITIS_LOOP_60_1 
Execute         bind -model forward_Pipeline_VITIS_LOOP_60_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.bind.adb -f 
INFO-FLOW: Finish binding forward_Pipeline_VITIS_LOOP_60_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_Pipeline_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_Pipeline_VITIS_LOOP_44_3 
Execute         schedule -model forward_Pipeline_VITIS_LOOP_44_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_3'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 85, loop 'VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.121 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.sched.adb -f 
INFO-FLOW: Finish scheduling forward_Pipeline_VITIS_LOOP_44_3.
Execute         set_default_model forward_Pipeline_VITIS_LOOP_44_3 
Execute         bind -model forward_Pipeline_VITIS_LOOP_44_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.121 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.bind.adb -f 
INFO-FLOW: Finish binding forward_Pipeline_VITIS_LOOP_44_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_Pipeline_VITIS_LOOP_26_2 
Execute         schedule -model forward_Pipeline_VITIS_LOOP_26_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.sched.adb -f 
INFO-FLOW: Finish scheduling forward_Pipeline_VITIS_LOOP_26_2.
Execute         set_default_model forward_Pipeline_VITIS_LOOP_26_2 
Execute         bind -model forward_Pipeline_VITIS_LOOP_26_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.bind.adb -f 
INFO-FLOW: Finish binding forward_Pipeline_VITIS_LOOP_26_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward 
Execute         schedule -model forward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.sched.adb -f 
INFO-FLOW: Finish scheduling forward.
Execute         set_default_model forward 
Execute         bind -model forward 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'v30' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.bind.adb -f 
INFO-FLOW: Finish binding forward.
Execute         get_model_list forward -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess forward_Pipeline_VITIS_LOOP_60_1 
Execute         rtl_gen_preprocess forward_Pipeline_VITIS_LOOP_44_3 
Execute         rtl_gen_preprocess forward_Pipeline_VITIS_LOOP_26_2 
Execute         rtl_gen_preprocess forward 
INFO-FLOW: Model list for RTL generation: forward_Pipeline_VITIS_LOOP_60_1 forward_Pipeline_VITIS_LOOP_44_3 forward_Pipeline_VITIS_LOOP_26_2 forward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_Pipeline_VITIS_LOOP_60_1 -top_prefix forward_ -sub_prefix forward_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_Pipeline_VITIS_LOOP_60_1' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_Pipeline_VITIS_LOOP_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.123 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward_Pipeline_VITIS_LOOP_60_1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/vhdl/forward_forward_Pipeline_VITIS_LOOP_60_1 
Execute         gen_rtl forward_Pipeline_VITIS_LOOP_60_1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/verilog/forward_forward_Pipeline_VITIS_LOOP_60_1 
Execute         syn_report -csynth -model forward_Pipeline_VITIS_LOOP_60_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_Pipeline_VITIS_LOOP_60_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward_Pipeline_VITIS_LOOP_60_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_Pipeline_VITIS_LOOP_60_1_csynth.xml 
Execute         syn_report -verbosereport -model forward_Pipeline_VITIS_LOOP_60_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model forward_Pipeline_VITIS_LOOP_60_1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.adb 
Execute         db_write -model forward_Pipeline_VITIS_LOOP_60_1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward_Pipeline_VITIS_LOOP_60_1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_Pipeline_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_Pipeline_VITIS_LOOP_44_3 -top_prefix forward_ -sub_prefix forward_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_Pipeline_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_44_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_Pipeline_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.125 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward_Pipeline_VITIS_LOOP_44_3 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/vhdl/forward_forward_Pipeline_VITIS_LOOP_44_3 
Execute         gen_rtl forward_Pipeline_VITIS_LOOP_44_3 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/verilog/forward_forward_Pipeline_VITIS_LOOP_44_3 
Execute         syn_report -csynth -model forward_Pipeline_VITIS_LOOP_44_3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_Pipeline_VITIS_LOOP_44_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward_Pipeline_VITIS_LOOP_44_3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_Pipeline_VITIS_LOOP_44_3_csynth.xml 
Execute         syn_report -verbosereport -model forward_Pipeline_VITIS_LOOP_44_3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model forward_Pipeline_VITIS_LOOP_44_3 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.adb 
Execute         db_write -model forward_Pipeline_VITIS_LOOP_44_3 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward_Pipeline_VITIS_LOOP_44_3 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_Pipeline_VITIS_LOOP_26_2 -top_prefix forward_ -sub_prefix forward_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_Pipeline_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_Pipeline_VITIS_LOOP_26_2'.
INFO: [RTMG 210-279] Implementing memory 'forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.127 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward_Pipeline_VITIS_LOOP_26_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/vhdl/forward_forward_Pipeline_VITIS_LOOP_26_2 
Execute         gen_rtl forward_Pipeline_VITIS_LOOP_26_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/verilog/forward_forward_Pipeline_VITIS_LOOP_26_2 
Execute         syn_report -csynth -model forward_Pipeline_VITIS_LOOP_26_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_Pipeline_VITIS_LOOP_26_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward_Pipeline_VITIS_LOOP_26_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_Pipeline_VITIS_LOOP_26_2_csynth.xml 
Execute         syn_report -verbosereport -model forward_Pipeline_VITIS_LOOP_26_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model forward_Pipeline_VITIS_LOOP_26_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.adb 
Execute         db_write -model forward_Pipeline_VITIS_LOOP_26_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward_Pipeline_VITIS_LOOP_26_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward -top_prefix  -sub_prefix forward_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward/v25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward/v26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward/v27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'v25', 'v26', 'v27' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [RTMG 210-278] Implementing memory 'forward_v29_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'forward_v30_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.130 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward -istop -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/vhdl/forward 
Execute         gen_rtl forward -istop -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/verilog/forward 
Execute         syn_report -csynth -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/forward_csynth.xml 
Execute         syn_report -verbosereport -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model forward -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.adb 
Execute         db_write -model forward -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward 
Execute         export_constraint_db -f -tool general -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.constraint.tcl 
Execute         syn_report -designview -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.design.xml 
Execute         syn_report -csynthDesign -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model forward -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.protoinst 
Execute         sc_get_clocks forward 
Execute         sc_get_portdomain forward 
INFO-FLOW: Model list for RTL component generation: forward_Pipeline_VITIS_LOOP_60_1 forward_Pipeline_VITIS_LOOP_44_3 forward_Pipeline_VITIS_LOOP_26_2 forward
INFO-FLOW: Handling components in module [forward_Pipeline_VITIS_LOOP_60_1] ... 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.compgen.tcl 
INFO-FLOW: Found component forward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model forward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forward_Pipeline_VITIS_LOOP_44_3] ... 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.compgen.tcl 
INFO-FLOW: Found component forward_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model forward_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component forward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model forward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forward_Pipeline_VITIS_LOOP_26_2] ... 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.compgen.tcl 
INFO-FLOW: Found component forward_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model forward_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component forward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model forward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forward] ... 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.tcl 
INFO-FLOW: Found component forward_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model forward_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component forward_v29_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model forward_v29_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component forward_v30_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model forward_v30_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component forward_gmem_m_axi.
INFO-FLOW: Append model forward_gmem_m_axi
INFO-FLOW: Found component forward_ctrl_s_axi.
INFO-FLOW: Append model forward_ctrl_s_axi
INFO-FLOW: Append model forward_Pipeline_VITIS_LOOP_60_1
INFO-FLOW: Append model forward_Pipeline_VITIS_LOOP_44_3
INFO-FLOW: Append model forward_Pipeline_VITIS_LOOP_26_2
INFO-FLOW: Append model forward
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: forward_flow_control_loop_pipe_sequential_init forward_fmul_32ns_32ns_32_4_max_dsp_1 forward_flow_control_loop_pipe_sequential_init forward_fcmp_32ns_32ns_1_2_no_dsp_1 forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W forward_flow_control_loop_pipe_sequential_init forward_fadd_32ns_32ns_32_7_full_dsp_1 forward_v29_RAM_T2P_BRAM_1R1W forward_v30_RAM_T2P_BRAM_1R1W forward_gmem_m_axi forward_ctrl_s_axi forward_Pipeline_VITIS_LOOP_60_1 forward_Pipeline_VITIS_LOOP_44_3 forward_Pipeline_VITIS_LOOP_26_2 forward
INFO-FLOW: Generating /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model forward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model forward_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model forward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model forward_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model forward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model forward_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model forward_v29_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model forward_v30_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model forward_gmem_m_axi
INFO-FLOW: To file: write model forward_ctrl_s_axi
INFO-FLOW: To file: write model forward_Pipeline_VITIS_LOOP_60_1
INFO-FLOW: To file: write model forward_Pipeline_VITIS_LOOP_44_3
INFO-FLOW: To file: write model forward_Pipeline_VITIS_LOOP_26_2
INFO-FLOW: To file: write model forward
INFO-FLOW: Generating /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/vhdl' dstVlogDir='/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/vlog' tclDir='/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db' modelList='forward_flow_control_loop_pipe_sequential_init
forward_fmul_32ns_32ns_32_4_max_dsp_1
forward_flow_control_loop_pipe_sequential_init
forward_fcmp_32ns_32ns_1_2_no_dsp_1
forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W
forward_flow_control_loop_pipe_sequential_init
forward_fadd_32ns_32ns_32_7_full_dsp_1
forward_v29_RAM_T2P_BRAM_1R1W
forward_v30_RAM_T2P_BRAM_1R1W
forward_gmem_m_axi
forward_ctrl_s_axi
forward_Pipeline_VITIS_LOOP_60_1
forward_Pipeline_VITIS_LOOP_44_3
forward_Pipeline_VITIS_LOOP_26_2
forward
' expOnly='0'
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.compgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.compgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.compgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.tcl 
Execute           source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.134 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='forward_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='forward_flow_control_loop_pipe_sequential_init
forward_fmul_32ns_32ns_32_4_max_dsp_1
forward_flow_control_loop_pipe_sequential_init
forward_fcmp_32ns_32ns_1_2_no_dsp_1
forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W
forward_flow_control_loop_pipe_sequential_init
forward_fadd_32ns_32ns_32_7_full_dsp_1
forward_v29_RAM_T2P_BRAM_1R1W
forward_v30_RAM_T2P_BRAM_1R1W
forward_gmem_m_axi
forward_ctrl_s_axi
forward_Pipeline_VITIS_LOOP_60_1
forward_Pipeline_VITIS_LOOP_44_3
forward_Pipeline_VITIS_LOOP_26_2
forward
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/top-io-be.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.tbgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.tbgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.tbgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.constraint.tcl 
Execute         sc_get_clocks forward 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/misc/forward_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/misc/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/misc/forward_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE forward LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE forward LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST forward MODULE2INSTS {forward forward forward_Pipeline_VITIS_LOOP_60_1 grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166 forward_Pipeline_VITIS_LOOP_44_3 grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177 forward_Pipeline_VITIS_LOOP_26_2 grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189} INST2MODULE {forward forward grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166 forward_Pipeline_VITIS_LOOP_60_1 grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177 forward_Pipeline_VITIS_LOOP_44_3 grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189 forward_Pipeline_VITIS_LOOP_26_2} INSTDATA {forward {DEPTH 1 CHILDREN {grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166 grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177 grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189}} grp_forward_Pipeline_VITIS_LOOP_60_1_fu_166 {DEPTH 2 CHILDREN {}} grp_forward_Pipeline_VITIS_LOOP_44_3_fu_177 {DEPTH 2 CHILDREN {}} grp_forward_Pipeline_VITIS_LOOP_26_2_fu_189 {DEPTH 2 CHILDREN {}}} MODULEDATA {forward_Pipeline_VITIS_LOOP_60_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_147_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_239_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} forward_Pipeline_VITIS_LOOP_44_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_241_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_205_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_44_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_215_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_44_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48 VARIABLE v19 LOOP VITIS_LOOP_44_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} forward_Pipeline_VITIS_LOOP_26_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_156_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME v28_U SOURCE :0 VARIABLE v28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 1 URAM 0}} forward {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME v29_U SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:83 VARIABLE v29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME v30_U SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:87 VARIABLE v30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_227_p2 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U21 SOURCE /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.139 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for forward.
INFO: [VLOG 209-307] Generating Verilog RTL for forward.
Execute         syn_report -model forward -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command       autosyn done; 3.82 sec.
Command     csynth_design done; 37.06 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.73 seconds. CPU system time: 4.32 seconds. Elapsed time: 37.06 seconds; current allocated memory: 70.398 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog -ipname forward
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=forward xml_exists=0
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to forward
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/kernel.internal.xml top=forward
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {-I /mnt/shared/home/tz32/scalehls_vitis_test/src} name forward vlnv xilinx.com:hls:forward:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=15 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='forward_flow_control_loop_pipe_sequential_init
forward_fmul_32ns_32ns_32_4_max_dsp_1
forward_flow_control_loop_pipe_sequential_init
forward_fcmp_32ns_32ns_1_2_no_dsp_1
forward_forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W
forward_flow_control_loop_pipe_sequential_init
forward_fadd_32ns_32ns_32_7_full_dsp_1
forward_v29_RAM_T2P_BRAM_1R1W
forward_v30_RAM_T2P_BRAM_1R1W
forward_gmem_m_axi
forward_ctrl_s_axi
forward_Pipeline_VITIS_LOOP_60_1
forward_Pipeline_VITIS_LOOP_44_3
forward_Pipeline_VITIS_LOOP_26_2
forward
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_60_1.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_44_3.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward_Pipeline_VITIS_LOOP_26_2.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.constraint.tcl 
Execute       sc_get_clocks forward 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/misc/forward_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/misc/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/misc/forward_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to forward
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/export.xo
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.compgen.dataonly.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=forward
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.rtl_wrap.cfg.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.constraint.tcl 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/forward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/forward/forward/forward/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s forward/solution/impl/export.xo 
INFO: [HLS 200-802] Generated output file forward/solution/impl/export.xo
Command     export_design done; 31.28 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.88 seconds. CPU system time: 5.46 seconds. Elapsed time: 31.28 seconds; current allocated memory: 6.836 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
