# compile vhdl design source files
vhdl xil_defaultlib  \
"Multiplier_func_impl.vhd" \
"../../../../../final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd" \
"../../../../../final_proj.srcs/sources_1/new/full_adder.vhd" \
"../../../../../final_proj.srcs/sources_1/new/ripple_carry_adder.vhd" \
"../../../../../final_proj.srcs/sources_1/new/two_comlpiment.vhd" \
"../../../../../final_proj.srcs/sources_1/new/Multiplier.vhd" \

# Do not sort compile order
nosort
