==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.007 seconds; current allocated memory: 119.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 119.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 122.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 126.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 127.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 134.951 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.451 seconds; peak allocated memory: 134.951 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.031 seconds; current allocated memory: 119.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 119.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 122.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 126.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 127.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 134.967 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.581 seconds; peak allocated memory: 134.967 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.109 seconds; current allocated memory: 119.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 119.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 122.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 126.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 127.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 134.966 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.536 seconds; peak allocated memory: 134.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.11 seconds; current allocated memory: 119.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 119.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 122.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 126.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 127.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 134.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.653 seconds; peak allocated memory: 134.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.971 seconds; current allocated memory: 119.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 119.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 122.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.067 seconds; current allocated memory: 126.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 127.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 134.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.704 seconds; peak allocated memory: 134.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'L.0' (mSort.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'R.0' (mSort.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.009 seconds; current allocated memory: 118.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 119.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 122.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 126.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 127.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 134.055 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.717 seconds; peak allocated memory: 134.055 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [XFORM 203-102] Partitioning array 'L' (knn.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (knn.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:41) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:53:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:89:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:99:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:46:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:68:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.792 seconds; current allocated memory: 119.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 119.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 122.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 126.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 127.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 135.030 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 25.538 seconds; peak allocated memory: 135.030 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.398 seconds; current allocated memory: 119.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 119.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.091 seconds; current allocated memory: 122.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 126.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 127.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 134.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 24.499 seconds; peak allocated memory: 134.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 889.984 ; gain = 796.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 889.984 ; gain = 796.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 889.984 ; gain = 796.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<Node*>' into 'merge' (mSort.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'length' into 'mergeSort' (mSort.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'knn' (knn.cpp:42) automatically.
ERROR: [SYNCHK 200-43] mSort.cpp:83: use or assignment of a non-static pointer 'current' (this pointer may refer to different memory locations).
ERROR: [SYNCHK 200-71] mSort.cpp:134: function 'operator new(unsigned long long)' has no function body.
ERROR: [SYNCHK 200-41] mSort.cpp:134: unsupported pointer reinterpretation from type 'i8*' to type '%struct.Node.1.2.4 = type { i32, i32, %struct.Node.1.2.4* }*...'.
ERROR: [SYNCHK 200-61] knn.cpp:85: unsupported memory access on variable which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-11] mSort.cpp:137: Variable '' has an unsynthesizable type 'i8*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] mSort.cpp:76: pointer comparison is not supported.
ERROR: [SYNCHK 200-11] mSort.cpp:9: Variable '.0.reg2mem.0.i.i.reg2mem' has an unsynthesizable type '%struct.Node.1.2.4 = type { i32, i32, %struct.Node.1.2.4* }*...' (possible cause(s): pointer to pointer or global pointer).
INFO: [SYNCHK 200-10] 7 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.695 seconds; current allocated memory: 119.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 119.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 122.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.122 seconds; current allocated memory: 126.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 127.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 134.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 25.506 seconds; peak allocated memory: 134.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.315 seconds; current allocated memory: 119.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 119.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 122.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 126.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 127.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 134.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 24.076 seconds; peak allocated memory: 134.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.759 seconds; current allocated memory: 119.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 119.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 122.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 126.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 127.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 134.906 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 24.417 seconds; peak allocated memory: 134.906 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 889.234 ; gain = 795.801
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'neighbours_loop' in function 'knn'.
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:49) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:49) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:57:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:64:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:77:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:84:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:95:2)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:106:2)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:107:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:66:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.164 seconds; current allocated memory: 119.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 119.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 122.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 126.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 127.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 134.899 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 39.537 seconds; peak allocated memory: 134.899 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:26:13: error: expected ')'
int knn(int 5, sample_s test_sample[10000], sample_s train_sample[60000]);
            ^
./knn.h:26:8: note: to match this '('
int knn(int 5, sample_s test_sample[10000], sample_s train_sample[60000]);
       ^
In file included from knn.cpp:1:
knn.cpp:26:13: error: expected ')'
int knn(int 5, sample_s test_samples[10000], sample_s train_samples[60000])
            ^
knn.cpp:26:8: note: to match this '('
int knn(int 5, sample_s test_samples[10000], sample_s train_samples[60000])
       ^
knn.cpp:33:32: error: use of undeclared identifier 'test_samples'; did you mean 'test_sample'?
        sample_s test_sample = test_samples[i];
                               ^~~~~~~~~~~~
                               test_sample
knn.cpp:33:18: note: 'test_sample' declared here
        sample_s test_sample = test_samples[i];
                 ^
knn.cpp:33:44: error: type 'sample_s' does not provide a subscript operator
        sample_s test_sample = test_samples[i];
                               ~~~~~~~~~~~~^~
knn.cpp:42:63: error: use of undeclared identifier 'train_samples'
            distances[j][0] = calculate_distance(test_sample, train_samples[j]);
                                                              ^
knn.cpp:43:31: error: use of undeclared identifier 'train_samples'
            distances[j][1] = train_samples[j].label;
                              ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:1:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:94: error: expected ')'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                             ^
./knn.h:28:9: note: to match this '('
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
        ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:61: error: expected ')'
./knn.h:32:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
             ^
In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:94: error: expected ')'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                             ^
./knn.h:28:9: note: to match this '('
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
        ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:61: error: expected ')'
./knn.h:32:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
             ^
In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:94: error: expected ')'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                             ^
./knn.h:28:9: note: to match this '('
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
        ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:61: error: expected ')'
./knn.h:32:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
             ^
In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
knn.cpp:12:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = train_sample.read();
 ^
knn.cpp:18:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:22) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:25:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:39:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:42:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:62:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.818 seconds; current allocated memory: 125.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 125.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 21.595 seconds; peak allocated memory: 126.340 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
knn.cpp:12:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = train_sample.read();
 ^
knn.cpp:18:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:22) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:25:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:39:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:42:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:62:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.275 seconds; current allocated memory: 125.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 125.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.624 seconds; peak allocated memory: 126.340 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:1:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:15:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.h:7:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:15:27: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:3:
./knn.h:9:10: fatal error: 'ap_uint.h' file not found
#include <ap_uint.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:15:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.h:7:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:15:27: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:15:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.h:7:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<789, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:15:27: note: in instantiation of template class 'hls::stream<ap_axiu<789, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:3:10: fatal error: 'knn.h' file not found
#include "knn.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.hpp:1:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:19:27: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.hpp:1:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:19:21: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = input.read();
                    ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:36) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:88: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:27) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:36) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:30:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:47:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:67:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.395 seconds; current allocated memory: 123.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 124.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 124.792 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.496 seconds; peak allocated memory: 124.792 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
In file included from ./knn.hpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:13:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:41:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.826 seconds; current allocated memory: 124.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 124.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 125.568 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.632 seconds; peak allocated memory: 125.568 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
In file included from ./knn.hpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:13:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:41:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.563 seconds; current allocated memory: 124.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 124.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 125.615 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.288 seconds; peak allocated memory: 125.615 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
In file included from ./knn.hpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:13:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:41:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.868 seconds; current allocated memory: 109.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 109.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 110.664 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.37 seconds; peak allocated memory: 110.664 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.168 seconds; current allocated memory: 100.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 102.209 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.7 seconds; peak allocated memory: 102.209 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.797 seconds; current allocated memory: 100.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 102.208 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.56 seconds; peak allocated memory: 102.208 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:32)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.541 seconds; current allocated memory: 102.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 103.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 103.943 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.998 seconds; peak allocated memory: 103.943 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:32)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.924 seconds; current allocated memory: 102.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 103.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 103.947 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 41.545 seconds; peak allocated memory: 103.947 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:33) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.395 ; gain = 795.746
WARNING: [XFORM 203-803] Dropped interface mode 'axis' on 'input.V' (knn.cpp:15) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'axis' on 'output.V' (knn.cpp:15) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:24) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:33) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:26:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:41:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:57:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:64:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.079 seconds; current allocated memory: 97.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 98.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 98.887 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 21.943 seconds; peak allocated memory: 98.887 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.74 seconds; current allocated memory: 97.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 98.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 98.816 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.144 seconds; peak allocated memory: 98.816 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
