// Seed: 1017958672
module module_0 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3,
    id_9,
    input  uwire id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri0  id_7
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.type_1 = 0;
  wor id_10 = id_10 * -1;
endmodule
module module_2;
  wire id_1, id_2, id_3;
  wire id_4, id_5, id_6;
  string id_7 = "";
  supply0 id_8, id_9, id_10 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5  = 1;
  assign id_13 = 1'b0;
  always
    if ((-1)) id_8 <= id_10;
    else begin : LABEL_0
      if (1) id_6 = 'b0 - id_10;
    end
  module_2 modCall_1 ();
  id_17(
      id_8, id_10, 1
  );
  or primCall (id_1, id_10, id_11, id_2, id_4, id_5);
endmodule
