{"Source Block": ["oh/elink/hdl/etx_io.v@158:169@HdlIdDef", "\t  tx_rd_wait <= tx_rd_wait_sync;\n\t  tx_wr_wait <= tx_wr_wait_sync;\n       end\n   //Wait signal (align with end of transfer)\n\n   wire tx_wait_in = (tx_access_reg & tx_rd_wait_sync & ~write )  |\n  \t\t     (tx_access_reg & tx_wr_wait_sync &  write );\n       \n   assign tx_wait = tx_wait_in & ~(|counter[2:1]);\n   \n\t\t         \n   //#############################\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@161:171", "   //Wait signal (align with end of transfer)\n\n   wire tx_wait_in = (tx_access_reg & tx_rd_wait_sync & ~write )  |\n  \t\t     (tx_access_reg & tx_wr_wait_sync &  write );\n       \n   assign tx_wait = tx_wait_in & ~(|counter[2:1]);\n   \n\t\t         \n   //#############################\n   //# 2 CYCLE PACKET PIPELINE\n   //#############################  \n"]], "Diff Content": {"Delete": [[163, "   wire tx_wait_in = (tx_access_reg & tx_rd_wait_sync & ~write )  |\n"], [164, "  \t\t     (tx_access_reg & tx_wr_wait_sync &  write );\n"]], "Add": [[164, "   wire tx_wait_in = tx_rd_wait_sync | tx_wr_wait_sync;\n"]]}}