{"files":[{"patch":"@@ -1730,0 +1730,8 @@\n+          } else {\n+            \/\/ There is no space reserved for a memory edge before the inputs for\n+            \/\/ instructions which have \"stackSlotX\" parameter instead of \"memory\".\n+            \/\/ For example, \"MoveF2I_stack_reg\".\n+            \/\/ We always need a memory edge from src to cisc,\n+            \/\/ else we might schedule cisc before src,\n+            \/\/ loading from a spill location before storing the spill.\n+            cisc->add_prec(src); \/\/ memory edge (spill reg to stack -> read stack)\n","filename":"src\/hotspot\/share\/opto\/chaitin.cpp","additions":8,"deletions":0,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -38,0 +38,12 @@\n+\/**\n+ * @test\n+ * @bug 8282555\n+ * @summary intermittent, check that spilling MoveF2I etc produce memory edge\n+ * @modules java.base\/jdk.internal.misc\n+ * @library \/test\/lib\n+ *\n+ * @run main\/othervm -Djdk.test.lib.random.seed=42\n+ *      -XX:+UnlockDiagnosticVMOptions -XX:+StressGCM -XX:+OptoScheduling\n+ *      HeapByteBufferTest\n+ *\/\n+\n","filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/unsafe\/HeapByteBufferTest.java","additions":12,"deletions":0,"binary":false,"changes":12,"status":"modified"}]}