dmaCh1BufRam.v,verilog,xil_defaultlib,../../../../tangerineA7_100.gen/sources_1/ip/dmaCh1BufRam/sim/dmaCh1BufRam.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
