<profile>

<section name = "Vivado HLS Report for 'danke_core'" level="0">
<item name = "Date">Sat Dec 15 17:50:47 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">danke_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.58</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 4 ~ 40, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 1002, 944</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 559, 288</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 424</column>
<column name="Register">-, -, 367, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="danke_core_mul_32eOg_U2">danke_core_mul_32eOg, 0, 4, 165, 50</column>
<column name="danke_core_sdiv_3dEe_U1">danke_core_sdiv_3dEe, 0, 0, 394, 238</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="regfile_V_U">danke_core_regfilbkb, 2, 0, 0, 32, 32, 1, 1024</column>
<column name="special_regfile_V_U">danke_core_speciacud, 2, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_299_p2">+, 0, 101, 37, 32, 1</column>
<column name="grp_fu_310_p2">+, 0, 101, 37, 32, 32</column>
<column name="grp_fu_314_p2">+, 0, 101, 37, 32, 1</column>
<column name="pc_V_fu_561_p2">+, 0, 101, 37, 32, 32</column>
<column name="grp_fu_328_p2">-, 0, 101, 37, 1, 32</column>
<column name="result_V_1_fu_658_p2">-, 0, 101, 37, 32, 32</column>
<column name="r_V_8_fu_598_p2">and, 0, 0, 32, 32, 32</column>
<column name="sel_tmp7_fu_517_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_505_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_511_p2">and, 0, 0, 2, 1, 1</column>
<column name="r_V_5_fu_584_p2">ashr, 0, 99, 101, 32, 32</column>
<column name="r_V_6_fu_571_p2">ashr, 0, 99, 101, 32, 32</column>
<column name="grp_fu_324_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="grp_fu_333_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="sel_tmp1_fu_460_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="sel_tmp2_fu_465_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="sel_tmp3_fu_495_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="sel_tmp6_fu_500_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="sel_tmp9_fu_490_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="sel_tmp_fu_455_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="slt1_fu_614_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="val_assign_1_fu_642_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="val_assign_6_fu_602_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="r_V_9_fu_594_p2">or, 0, 0, 32, 32, 32</column>
<column name="sel_tmp4_fu_476_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_470_p2">or, 0, 0, 2, 1, 1</column>
<column name="op1_V_fu_438_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0130_0_pn_fu_550_p3">select, 0, 0, 10, 1, 10</column>
<column name="rhs_V_fu_523_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp5_fu_482_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_4_fu_580_p2">shl, 0, 99, 101, 32, 32</column>
<column name="r_V_7_fu_575_p2">shl, 0, 99, 101, 32, 32</column>
<column name="r_V_1_fu_418_p2">xor, 0, 0, 7, 6, 7</column>
<column name="r_V_fu_398_p2">xor, 0, 0, 7, 6, 7</column>
<column name="result_V_12_fu_589_p2">xor, 0, 0, 32, 32, 2</column>
<column name="rev1_fu_618_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_628_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">245, 57, 1, 57</column>
<column name="data_memory_V_address0">15, 3, 10, 30</column>
<column name="halted_V_o">9, 2, 1, 2</column>
<column name="p_1_reg_245">89, 18, 32, 576</column>
<column name="regfile_V_address0">21, 4, 5, 20</column>
<column name="regfile_V_address1">15, 3, 5, 15</column>
<column name="special_regfile_V_address0">15, 3, 5, 15</column>
<column name="t_V_fu_106">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">56, 0, 56, 0</column>
<column name="dr_V_reg_708">6, 0, 6, 0</column>
<column name="intop_V_reg_715">4, 0, 4, 0</column>
<column name="ir_V_reg_688">25, 0, 25, 0</column>
<column name="offset_V_reg_719">10, 0, 10, 0</column>
<column name="op1_V_reg_749">32, 0, 32, 0</column>
<column name="opcode_V_reg_693">3, 0, 3, 0</column>
<column name="p_1_reg_245">32, 0, 32, 0</column>
<column name="r_V_5_reg_818">32, 0, 32, 0</column>
<column name="r_V_7_reg_808">32, 0, 32, 0</column>
<column name="result_V_2_reg_873">32, 0, 32, 0</column>
<column name="rhs_V_reg_769">32, 0, 32, 0</column>
<column name="sr2_V_reg_703">6, 0, 6, 0</column>
<column name="t_V_fu_106">32, 0, 32, 0</column>
<column name="t_V_load_1_reg_677">32, 0, 32, 0</column>
<column name="tmp_12_reg_724">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, danke_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, danke_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, danke_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, danke_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, danke_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, danke_core, return value</column>
<column name="instruction_memory_V_address0">out, 10, ap_memory, instruction_memory_V, array</column>
<column name="instruction_memory_V_ce0">out, 1, ap_memory, instruction_memory_V, array</column>
<column name="instruction_memory_V_q0">in, 25, ap_memory, instruction_memory_V, array</column>
<column name="data_memory_V_address0">out, 10, ap_memory, data_memory_V, array</column>
<column name="data_memory_V_ce0">out, 1, ap_memory, data_memory_V, array</column>
<column name="data_memory_V_we0">out, 1, ap_memory, data_memory_V, array</column>
<column name="data_memory_V_d0">out, 32, ap_memory, data_memory_V, array</column>
<column name="data_memory_V_q0">in, 32, ap_memory, data_memory_V, array</column>
<column name="halted_V_i">in, 1, ap_ovld, halted_V, pointer</column>
<column name="halted_V_o">out, 1, ap_ovld, halted_V, pointer</column>
<column name="halted_V_o_ap_vld">out, 1, ap_ovld, halted_V, pointer</column>
<column name="core_id">in, 32, ap_none, core_id, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.58</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'ir.V', danke.cpp:25">load, 3.25, 3.25, -, -, -, -, -, -, &apos;instruction_memory_V&apos;, -, -, -, -</column>
<column name="'sr1.V', danke.cpp:33">partselect, 0.00, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', danke.cpp:51">xor, 2.07, 5.32, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r_V_cast', danke.cpp:51">sext, 0.00, 5.32, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_s', danke.cpp:51">zext, 0.00, 5.32, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'special_regfile_V_ad_1', danke.cpp:51">getelementptr, 0.00, 5.32, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'special_regfile_V_lo', danke.cpp:51">load, 3.25, 8.58, -, -, -, -, -, -, &apos;special_regfile.V&apos;, danke.cpp:12, -, -, -, -</column>
</table>
</item>
</section>
</profile>
