/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_m2mc_wrap_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 9/14/09 4:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Sep 11 19:48:25 2009
 *                 MD5 Checksum         957f01e03a68c1766fd2e8ad6484f5f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/a0/bchp_m2mc_wrap_l2.h $
 * 
 * Hydra_Software_Devel/1   9/14/09 4:43p albertl
 * SW7468-3: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_M2MC_WRAP_L2_H__
#define BCHP_M2MC_WRAP_L2_H__

/***************************************************************************
 *M2MC_WRAP_L2 - M2MC Wrapper Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_M2MC_WRAP_L2_CPU_STATUS             0x003c1000 /* CPU interrupt Status Register */
#define BCHP_M2MC_WRAP_L2_CPU_SET                0x003c1004 /* CPU interrupt Set Register */
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR              0x003c1008 /* CPU interrupt Clear Register */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS        0x003c100c /* CPU interrupt Mask Status Register */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET           0x003c1010 /* CPU interrupt Mask Set Register */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR         0x003c1014 /* CPU interrupt Mask Clear Register */
#define BCHP_M2MC_WRAP_L2_PCI_STATUS             0x003c1018 /* PCI interrupt Status Register */
#define BCHP_M2MC_WRAP_L2_PCI_SET                0x003c101c /* PCI interrupt Set Register */
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR              0x003c1020 /* PCI interrupt Clear Register */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS        0x003c1024 /* PCI interrupt Mask Status Register */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET           0x003c1028 /* PCI interrupt Mask Set Register */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR         0x003c102c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: CPU_STATUS :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_CPU_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_M2MC_WRAP_L2_CPU_STATUS_reserved0_SHIFT               2

/* M2MC_WRAP_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_WRAP_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK           0x00000002
#define BCHP_M2MC_WRAP_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT          1

/* M2MC_WRAP_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC_WRAP_L2_CPU_STATUS_M2MC_INTR_MASK                0x00000001
#define BCHP_M2MC_WRAP_L2_CPU_STATUS_M2MC_INTR_SHIFT               0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: CPU_SET :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_CPU_SET_reserved0_MASK                   0xfffffffc
#define BCHP_M2MC_WRAP_L2_CPU_SET_reserved0_SHIFT                  2

/* M2MC_WRAP_L2 :: CPU_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_WRAP_L2_CPU_SET_GR_BRIDGE_INTR_MASK              0x00000002
#define BCHP_M2MC_WRAP_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT             1

/* M2MC_WRAP_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC_WRAP_L2_CPU_SET_M2MC_INTR_MASK                   0x00000001
#define BCHP_M2MC_WRAP_L2_CPU_SET_M2MC_INTR_SHIFT                  0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: CPU_CLEAR :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR_reserved0_MASK                 0xfffffffc
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR_reserved0_SHIFT                2

/* M2MC_WRAP_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK            0x00000002
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT           1

/* M2MC_WRAP_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR_M2MC_INTR_MASK                 0x00000001
#define BCHP_M2MC_WRAP_L2_CPU_CLEAR_M2MC_INTR_SHIFT                0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: CPU_MASK_STATUS :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS_reserved0_SHIFT          2

/* M2MC_WRAP_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK      0x00000002
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT     1

/* M2MC_WRAP_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS_M2MC_MASK_MASK           0x00000001
#define BCHP_M2MC_WRAP_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT          0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: CPU_MASK_SET :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET_reserved0_MASK              0xfffffffc
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET_reserved0_SHIFT             2

/* M2MC_WRAP_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK         0x00000002
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT        1

/* M2MC_WRAP_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET_M2MC_MASK_MASK              0x00000001
#define BCHP_M2MC_WRAP_L2_CPU_MASK_SET_M2MC_MASK_SHIFT             0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: CPU_MASK_CLEAR :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR_reserved0_MASK            0xfffffffc
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR_reserved0_SHIFT           2

/* M2MC_WRAP_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK       0x00000002
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT      1

/* M2MC_WRAP_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK            0x00000001
#define BCHP_M2MC_WRAP_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: PCI_STATUS :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_PCI_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_M2MC_WRAP_L2_PCI_STATUS_reserved0_SHIFT               2

/* M2MC_WRAP_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_WRAP_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK           0x00000002
#define BCHP_M2MC_WRAP_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT          1

/* M2MC_WRAP_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC_WRAP_L2_PCI_STATUS_M2MC_INTR_MASK                0x00000001
#define BCHP_M2MC_WRAP_L2_PCI_STATUS_M2MC_INTR_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: PCI_SET :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_PCI_SET_reserved0_MASK                   0xfffffffc
#define BCHP_M2MC_WRAP_L2_PCI_SET_reserved0_SHIFT                  2

/* M2MC_WRAP_L2 :: PCI_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_WRAP_L2_PCI_SET_GR_BRIDGE_INTR_MASK              0x00000002
#define BCHP_M2MC_WRAP_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT             1

/* M2MC_WRAP_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC_WRAP_L2_PCI_SET_M2MC_INTR_MASK                   0x00000001
#define BCHP_M2MC_WRAP_L2_PCI_SET_M2MC_INTR_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: PCI_CLEAR :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR_reserved0_MASK                 0xfffffffc
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR_reserved0_SHIFT                2

/* M2MC_WRAP_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK            0x00000002
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT           1

/* M2MC_WRAP_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR_M2MC_INTR_MASK                 0x00000001
#define BCHP_M2MC_WRAP_L2_PCI_CLEAR_M2MC_INTR_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: PCI_MASK_STATUS :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS_reserved0_SHIFT          2

/* M2MC_WRAP_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK      0x00000002
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT     1

/* M2MC_WRAP_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS_M2MC_MASK_MASK           0x00000001
#define BCHP_M2MC_WRAP_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: PCI_MASK_SET :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET_reserved0_MASK              0xfffffffc
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET_reserved0_SHIFT             2

/* M2MC_WRAP_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK         0x00000002
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT        1

/* M2MC_WRAP_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET_M2MC_MASK_MASK              0x00000001
#define BCHP_M2MC_WRAP_L2_PCI_MASK_SET_M2MC_MASK_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC_WRAP_L2 :: PCI_MASK_CLEAR :: reserved0 [31:02] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR_reserved0_MASK            0xfffffffc
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR_reserved0_SHIFT           2

/* M2MC_WRAP_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK       0x00000002
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT      1

/* M2MC_WRAP_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK            0x00000001
#define BCHP_M2MC_WRAP_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT           0

#endif /* #ifndef BCHP_M2MC_WRAP_L2_H__ */

/* End of File */
