#[doc = "Register `SLC_INT_CLR` reader"]
pub type R = crate::R<SLC_INT_CLR_SPEC>;
#[doc = "Register `SLC_INT_CLR` writer"]
pub type W = crate::W<SLC_INT_CLR_SPEC>;
#[doc = "Field `SLC_FRHOST_BIT0_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT0_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT0_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT0_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT1_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT1_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT1_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT1_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT2_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT2_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT2_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT2_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT3_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT3_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT3_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT3_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT4_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT4_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT4_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT4_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT5_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT5_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT5_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT5_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT6_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT6_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT6_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT6_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_FRHOST_BIT7_INT_CLR` reader - "]
pub type SLC_FRHOST_BIT7_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_FRHOST_BIT7_INT_CLR` writer - "]
pub type SLC_FRHOST_BIT7_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_RX_START_INT_CLR` reader - "]
pub type SLC_RX_START_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_RX_START_INT_CLR` writer - "]
pub type SLC_RX_START_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TX_START_INT_CLR` reader - "]
pub type SLC_TX_START_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TX_START_INT_CLR` writer - "]
pub type SLC_TX_START_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_RX_UDF_INT_CLR` reader - "]
pub type SLC_RX_UDF_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_RX_UDF_INT_CLR` writer - "]
pub type SLC_RX_UDF_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TX_OVF_INT_CLR` reader - "]
pub type SLC_TX_OVF_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TX_OVF_INT_CLR` writer - "]
pub type SLC_TX_OVF_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TOKEN0_1TO0_INT_CLR` reader - "]
pub type SLC_TOKEN0_1TO0_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TOKEN0_1TO0_INT_CLR` writer - "]
pub type SLC_TOKEN0_1TO0_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TOKEN1_1TO0_INT_CLR` reader - "]
pub type SLC_TOKEN1_1TO0_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TOKEN1_1TO0_INT_CLR` writer - "]
pub type SLC_TOKEN1_1TO0_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TX_DONE_INT_CLR` reader - "]
pub type SLC_TX_DONE_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TX_DONE_INT_CLR` writer - "]
pub type SLC_TX_DONE_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TX_EOF_INT_CLR` reader - "]
pub type SLC_TX_EOF_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TX_EOF_INT_CLR` writer - "]
pub type SLC_TX_EOF_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_RX_DONE_INT_CLR` reader - "]
pub type SLC_RX_DONE_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_RX_DONE_INT_CLR` writer - "]
pub type SLC_RX_DONE_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_RX_EOF_INT_CLR` reader - "]
pub type SLC_RX_EOF_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_RX_EOF_INT_CLR` writer - "]
pub type SLC_RX_EOF_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TOHOST_INT_CLR` reader - "]
pub type SLC_TOHOST_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TOHOST_INT_CLR` writer - "]
pub type SLC_TOHOST_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TX_DSCR_ERR_INT_CLR` reader - "]
pub type SLC_TX_DSCR_ERR_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TX_DSCR_ERR_INT_CLR` writer - "]
pub type SLC_TX_DSCR_ERR_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_RX_DSCR_ERR_INT_CLR` reader - "]
pub type SLC_RX_DSCR_ERR_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_RX_DSCR_ERR_INT_CLR` writer - "]
pub type SLC_RX_DSCR_ERR_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC_TX_DSCR_EMPTY_INT_CLR` reader - "]
pub type SLC_TX_DSCR_EMPTY_INT_CLR_R = crate::BitReader;
#[doc = "Field `SLC_TX_DSCR_EMPTY_INT_CLR` writer - "]
pub type SLC_TX_DSCR_EMPTY_INT_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn slc_frhost_bit0_int_clr(&self) -> SLC_FRHOST_BIT0_INT_CLR_R {
        SLC_FRHOST_BIT0_INT_CLR_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn slc_frhost_bit1_int_clr(&self) -> SLC_FRHOST_BIT1_INT_CLR_R {
        SLC_FRHOST_BIT1_INT_CLR_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn slc_frhost_bit2_int_clr(&self) -> SLC_FRHOST_BIT2_INT_CLR_R {
        SLC_FRHOST_BIT2_INT_CLR_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn slc_frhost_bit3_int_clr(&self) -> SLC_FRHOST_BIT3_INT_CLR_R {
        SLC_FRHOST_BIT3_INT_CLR_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn slc_frhost_bit4_int_clr(&self) -> SLC_FRHOST_BIT4_INT_CLR_R {
        SLC_FRHOST_BIT4_INT_CLR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn slc_frhost_bit5_int_clr(&self) -> SLC_FRHOST_BIT5_INT_CLR_R {
        SLC_FRHOST_BIT5_INT_CLR_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn slc_frhost_bit6_int_clr(&self) -> SLC_FRHOST_BIT6_INT_CLR_R {
        SLC_FRHOST_BIT6_INT_CLR_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn slc_frhost_bit7_int_clr(&self) -> SLC_FRHOST_BIT7_INT_CLR_R {
        SLC_FRHOST_BIT7_INT_CLR_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn slc_rx_start_int_clr(&self) -> SLC_RX_START_INT_CLR_R {
        SLC_RX_START_INT_CLR_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn slc_tx_start_int_clr(&self) -> SLC_TX_START_INT_CLR_R {
        SLC_TX_START_INT_CLR_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn slc_rx_udf_int_clr(&self) -> SLC_RX_UDF_INT_CLR_R {
        SLC_RX_UDF_INT_CLR_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn slc_tx_ovf_int_clr(&self) -> SLC_TX_OVF_INT_CLR_R {
        SLC_TX_OVF_INT_CLR_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn slc_token0_1to0_int_clr(&self) -> SLC_TOKEN0_1TO0_INT_CLR_R {
        SLC_TOKEN0_1TO0_INT_CLR_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn slc_token1_1to0_int_clr(&self) -> SLC_TOKEN1_1TO0_INT_CLR_R {
        SLC_TOKEN1_1TO0_INT_CLR_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn slc_tx_done_int_clr(&self) -> SLC_TX_DONE_INT_CLR_R {
        SLC_TX_DONE_INT_CLR_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn slc_tx_eof_int_clr(&self) -> SLC_TX_EOF_INT_CLR_R {
        SLC_TX_EOF_INT_CLR_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn slc_rx_done_int_clr(&self) -> SLC_RX_DONE_INT_CLR_R {
        SLC_RX_DONE_INT_CLR_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn slc_rx_eof_int_clr(&self) -> SLC_RX_EOF_INT_CLR_R {
        SLC_RX_EOF_INT_CLR_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn slc_tohost_int_clr(&self) -> SLC_TOHOST_INT_CLR_R {
        SLC_TOHOST_INT_CLR_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn slc_tx_dscr_err_int_clr(&self) -> SLC_TX_DSCR_ERR_INT_CLR_R {
        SLC_TX_DSCR_ERR_INT_CLR_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn slc_rx_dscr_err_int_clr(&self) -> SLC_RX_DSCR_ERR_INT_CLR_R {
        SLC_RX_DSCR_ERR_INT_CLR_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn slc_tx_dscr_empty_int_clr(&self) -> SLC_TX_DSCR_EMPTY_INT_CLR_R {
        SLC_TX_DSCR_EMPTY_INT_CLR_R::new(((self.bits >> 21) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SLC_INT_CLR")
            .field(
                "slc_tx_dscr_empty_int_clr",
                &format_args!("{}", self.slc_tx_dscr_empty_int_clr().bit()),
            )
            .field(
                "slc_rx_dscr_err_int_clr",
                &format_args!("{}", self.slc_rx_dscr_err_int_clr().bit()),
            )
            .field(
                "slc_tx_dscr_err_int_clr",
                &format_args!("{}", self.slc_tx_dscr_err_int_clr().bit()),
            )
            .field(
                "slc_tohost_int_clr",
                &format_args!("{}", self.slc_tohost_int_clr().bit()),
            )
            .field(
                "slc_rx_eof_int_clr",
                &format_args!("{}", self.slc_rx_eof_int_clr().bit()),
            )
            .field(
                "slc_rx_done_int_clr",
                &format_args!("{}", self.slc_rx_done_int_clr().bit()),
            )
            .field(
                "slc_tx_eof_int_clr",
                &format_args!("{}", self.slc_tx_eof_int_clr().bit()),
            )
            .field(
                "slc_tx_done_int_clr",
                &format_args!("{}", self.slc_tx_done_int_clr().bit()),
            )
            .field(
                "slc_token1_1to0_int_clr",
                &format_args!("{}", self.slc_token1_1to0_int_clr().bit()),
            )
            .field(
                "slc_token0_1to0_int_clr",
                &format_args!("{}", self.slc_token0_1to0_int_clr().bit()),
            )
            .field(
                "slc_tx_ovf_int_clr",
                &format_args!("{}", self.slc_tx_ovf_int_clr().bit()),
            )
            .field(
                "slc_rx_udf_int_clr",
                &format_args!("{}", self.slc_rx_udf_int_clr().bit()),
            )
            .field(
                "slc_tx_start_int_clr",
                &format_args!("{}", self.slc_tx_start_int_clr().bit()),
            )
            .field(
                "slc_rx_start_int_clr",
                &format_args!("{}", self.slc_rx_start_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit7_int_clr",
                &format_args!("{}", self.slc_frhost_bit7_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit6_int_clr",
                &format_args!("{}", self.slc_frhost_bit6_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit5_int_clr",
                &format_args!("{}", self.slc_frhost_bit5_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit4_int_clr",
                &format_args!("{}", self.slc_frhost_bit4_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit3_int_clr",
                &format_args!("{}", self.slc_frhost_bit3_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit2_int_clr",
                &format_args!("{}", self.slc_frhost_bit2_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit1_int_clr",
                &format_args!("{}", self.slc_frhost_bit1_int_clr().bit()),
            )
            .field(
                "slc_frhost_bit0_int_clr",
                &format_args!("{}", self.slc_frhost_bit0_int_clr().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<SLC_INT_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit0_int_clr(&mut self) -> SLC_FRHOST_BIT0_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT0_INT_CLR_W::new(self, 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit1_int_clr(&mut self) -> SLC_FRHOST_BIT1_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT1_INT_CLR_W::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit2_int_clr(&mut self) -> SLC_FRHOST_BIT2_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT2_INT_CLR_W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit3_int_clr(&mut self) -> SLC_FRHOST_BIT3_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT3_INT_CLR_W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit4_int_clr(&mut self) -> SLC_FRHOST_BIT4_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT4_INT_CLR_W::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit5_int_clr(&mut self) -> SLC_FRHOST_BIT5_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT5_INT_CLR_W::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit6_int_clr(&mut self) -> SLC_FRHOST_BIT6_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT6_INT_CLR_W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn slc_frhost_bit7_int_clr(&mut self) -> SLC_FRHOST_BIT7_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_FRHOST_BIT7_INT_CLR_W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn slc_rx_start_int_clr(&mut self) -> SLC_RX_START_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_RX_START_INT_CLR_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tx_start_int_clr(&mut self) -> SLC_TX_START_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TX_START_INT_CLR_W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn slc_rx_udf_int_clr(&mut self) -> SLC_RX_UDF_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_RX_UDF_INT_CLR_W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tx_ovf_int_clr(&mut self) -> SLC_TX_OVF_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TX_OVF_INT_CLR_W::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn slc_token0_1to0_int_clr(&mut self) -> SLC_TOKEN0_1TO0_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TOKEN0_1TO0_INT_CLR_W::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn slc_token1_1to0_int_clr(&mut self) -> SLC_TOKEN1_1TO0_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TOKEN1_1TO0_INT_CLR_W::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tx_done_int_clr(&mut self) -> SLC_TX_DONE_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TX_DONE_INT_CLR_W::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tx_eof_int_clr(&mut self) -> SLC_TX_EOF_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TX_EOF_INT_CLR_W::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn slc_rx_done_int_clr(&mut self) -> SLC_RX_DONE_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_RX_DONE_INT_CLR_W::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn slc_rx_eof_int_clr(&mut self) -> SLC_RX_EOF_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_RX_EOF_INT_CLR_W::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tohost_int_clr(&mut self) -> SLC_TOHOST_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TOHOST_INT_CLR_W::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tx_dscr_err_int_clr(&mut self) -> SLC_TX_DSCR_ERR_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TX_DSCR_ERR_INT_CLR_W::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn slc_rx_dscr_err_int_clr(&mut self) -> SLC_RX_DSCR_ERR_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_RX_DSCR_ERR_INT_CLR_W::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn slc_tx_dscr_empty_int_clr(&mut self) -> SLC_TX_DSCR_EMPTY_INT_CLR_W<SLC_INT_CLR_SPEC> {
        SLC_TX_DSCR_EMPTY_INT_CLR_W::new(self, 21)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "SLC_INT_CLR\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`slc_int_clr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`slc_int_clr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SLC_INT_CLR_SPEC;
impl crate::RegisterSpec for SLC_INT_CLR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`slc_int_clr::R`](R) reader structure"]
impl crate::Readable for SLC_INT_CLR_SPEC {}
#[doc = "`write(|w| ..)` method takes [`slc_int_clr::W`](W) writer structure"]
impl crate::Writable for SLC_INT_CLR_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets SLC_INT_CLR to value 0"]
impl crate::Resettable for SLC_INT_CLR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
