{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 10:22:34 2013 " "Info: Processing started: Tue Nov 05 10:22:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fire -c fire " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fire -c fire" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fire EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"fire\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Info: Pin out1\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Info: Pin out1\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Info: Pin out1\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Info: Pin out1\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[0\] " "Info: Pin out2\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out2[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[1\] " "Info: Pin out2\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out2[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[2\] " "Info: Pin out2\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out2[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[3\] " "Info: Pin out2\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out2[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[0\] " "Info: Pin out3\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[1\] " "Info: Pin out3\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[2\] " "Info: Pin out3\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[3\] " "Info: Pin out3\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[0\] " "Info: Pin out4\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[1\] " "Info: Pin out4\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[2\] " "Info: Pin out4\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[3\] " "Info: Pin out4\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "down " "Info: Pin down not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { down } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 6 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "up " "Info: Pin up not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { up } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 5 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 8 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { state[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 7 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { state[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 7 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { state[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 7 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1kHz " "Info: Pin clk1kHz not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { clk1kHz } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 4 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1kHz Global clock in PIN 18 " "Info: Automatically promoted signal \"clk1kHz\" to use Global clock in PIN 18" {  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 4 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 6 16 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 6 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register present_state.f1500 pin out2\[2\] -10.431 ns " "Info: Slack time is -10.431 ns between source register \"present_state.f1500\" and destination pin \"out2\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.104 ns + Largest register pin " "Info: + Largest register to pin requirement is -3.104 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 3.728 ns   Shortest register " "Info:   Shortest clock path from clock \"clk1kHz\" to source register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1kHz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns present_state.f1500 2 REG Unassigned 4 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'present_state.f1500'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk1kHz present_state.f1500 } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 3.728 ns   Longest register " "Info:   Longest clock path from clock \"clk1kHz\" to source register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1kHz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns present_state.f1500 2 REG Unassigned 4 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'present_state.f1500'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk1kHz present_state.f1500 } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.327 ns - Longest register pin " "Info: - Longest register to pin delay is 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns present_state.f1500 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'present_state.f1500'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { present_state.f1500 } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.740 ns) 2.479 ns out2~0 2 COMB Unassigned 1 " "Info: 2: + IC(1.739 ns) + CELL(0.740 ns) = 2.479 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'out2~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { present_state.f1500 out2~0 } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(2.322 ns) 7.327 ns out2\[2\] 3 PIN Unassigned 0 " "Info: 3: + IC(2.526 ns) + CELL(2.322 ns) = 7.327 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'out2\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { out2~0 out2[2] } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 41.79 % ) " "Info: Total cell delay = 3.062 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.265 ns ( 58.21 % ) " "Info: Total interconnect delay = 4.265 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { present_state.f1500 out2~0 out2[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { present_state.f1500 out2~0 out2[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.327 ns register pin " "Info: Estimated most critical path is register to pin delay of 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns present_state.f1500 1 REG LAB_X1_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y7; Fanout = 4; REG Node = 'present_state.f1500'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { present_state.f1500 } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.740 ns) 2.479 ns out2~0 2 COMB LAB_X1_Y6 1 " "Info: 2: + IC(1.739 ns) + CELL(0.740 ns) = 2.479 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = 'out2~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { present_state.f1500 out2~0 } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(2.322 ns) 7.327 ns out2\[2\] 3 PIN PIN_143 0 " "Info: 3: + IC(2.526 ns) + CELL(2.322 ns) = 7.327 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'out2\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { out2~0 out2[2] } "NODE_NAME" } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 41.79 % ) " "Info: Total cell delay = 3.062 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.265 ns ( 58.21 % ) " "Info: Total interconnect delay = 4.265 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { present_state.f1500 out2~0 out2[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "11 " "Warning: Following 11 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out1\[1\] GND " "Info: Pin out1\[1\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out1\[2\] GND " "Info: Pin out1\[2\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out1\[3\] GND " "Info: Pin out1\[3\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out1[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out3\[0\] GND " "Info: Pin out3\[0\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out3\[1\] GND " "Info: Pin out3\[1\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out3\[2\] GND " "Info: Pin out3\[2\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out3\[3\] GND " "Info: Pin out3\[3\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out3[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out4\[0\] GND " "Info: Pin out4\[0\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[0] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out4\[1\] GND " "Info: Pin out4\[1\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[1] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out4\[2\] GND " "Info: Pin out4\[2\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[2] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out4\[3\] GND " "Info: Pin out4\[3\] has GND driving its datain port" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { out4[3] } } } { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 9 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.fit.smsg " "Info: Generated suppressed messages file G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 10:22:35 2013 " "Info: Processing ended: Tue Nov 05 10:22:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
