Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 2.18 s | Elapsed : 0.00 / 2.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.18 s | Elapsed : 0.00 / 2.00 s
 
--> Reading design: exmemory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "exmemory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "exmemory"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : exmemory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : exmemory.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "exmemory.v" in library work
Module <exmemory> compiled
No errors in compilation
Analysis of file <"exmemory.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <exmemory> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <exmemory>.
	WIDTH = 32'sb00000000000000000000000000001000
INFO:Xst:2546 - "exmemory.v" line 34: reading initialization file "memfile.dat".
WARNING:Xst:2319 - "exmemory.v" line 0: Signal mem in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <exmemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <exmemory>.
    Related source file is "exmemory.v".
WARNING:Xst:1780 - Signal <word2> is never used or assigned.
WARNING:Xst:646 - Signal <wordadr<6>> is assigned but never used.
    Found 8-bit 4-to-1 multiplexer for signal <memdata>.
    Found 32-bit 64-to-1 multiplexer for signal <word>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
Unit <exmemory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 1-bit register                                        : 2048
# Multiplexers                                         : 2
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s50.nph' in environment D:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Multiplexers                                         : 2
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <exmemory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block exmemory, actual ratio is 222.
Optimizing block <exmemory> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <exmemory>, final ratio is 222.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : exmemory.ngr
Top Level Output File Name         : exmemory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 2319
#      BUF                         : 3
#      LUT3                        : 1332
#      MUXF5                       : 528
#      MUXF6                       : 264
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 2048
#      FDE                         : 2048
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 17
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                    1706  out of    768   222% (*) 
 Number of Slice Flip Flops:          2048  out of   1536   133% (*) 
 Number of 4 input LUTs:              1332  out of   1536    86%  
 Number of IOs:                         26
 Number of bonded IOBs:                 26  out of    124    20%  
 Number of GCLKs:                        1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2048  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 13.689ns
   Maximum output required time after clock: 12.347ns
   Maximum combinational path delay: 19.628ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20480 / 4096
-------------------------------------------------------------------------
Offset:              13.689ns (Levels of Logic = 4)
  Source:            adr<2> (PAD)
  Destination:       mem<2>_7 (FF)
  Destination Clock: clk rising

  Data Path: adr<2> to mem<2>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           344   0.821   3.640  adr_2_IBUF (adr_2_IBUF)
     BUF:I->O            345   0.551   3.841  adr_2_IBUF_1 (adr_2_IBUF_1)
     LUT3:I1->O           32   0.551   2.048  not0006_and000011 (N4100)
     LUT3:I1->O            8   0.551   1.083  mem<6>_7_not00001 (mem<6>_7_not0000)
     FDE:CE                    0.602          mem<6>_7
    ----------------------------------------
    Total                     13.689ns (3.076ns logic, 10.613ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2048 / 8
-------------------------------------------------------------------------
Offset:              12.347ns (Levels of Logic = 9)
  Source:            mem<0>_7 (FF)
  Destination:       memdata<7> (PAD)
  Source Clock:      clk rising

  Data Path: mem<0>_7 to memdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.996  mem<0>_7 (mem<0>_7)
     LUT3:I1->O            1   0.551   0.000  Mmux_memdata_1751 (N1040)
     MUXF5:I0->O           1   0.360   0.000  Mmux_memdata_15_f5_43 (Mmux_memdata_15_f544)
     MUXF6:I0->O           1   0.342   0.000  Mmux_memdata_13_f6_36 (Mmux_memdata_13_f637)
     MUXF7:I0->O           1   0.342   0.000  Mmux_memdata_11_f7_29 (Mmux_memdata_11_f730)
     MUXF8:I0->O           1   0.342   0.996  Mmux_memdata_9_f8_22 (Mmux_memdata_9_f823)
     LUT3:I1->O            1   0.551   0.000  Mmux_memdata_67 (N1057)
     MUXF5:I0->O           1   0.360   0.000  Mmux_memdata_4_f5_6 (Mmux_memdata_4_f57)
     MUXF6:I0->O           1   0.342   0.801  Mmux_memdata_2_f6_6 (memdata_7_OBUF)
     OBUF:I->O                 5.644          memdata_7_OBUF (memdata<7>)
    ----------------------------------------
    Total                     12.347ns (9.554ns logic, 2.793ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2040 / 8
-------------------------------------------------------------------------
Delay:               19.628ns (Levels of Logic = 11)
  Source:            adr<2> (PAD)
  Destination:       memdata<7> (PAD)

  Data Path: adr<2> to memdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           344   0.821   3.640  adr_2_IBUF (adr_2_IBUF)
     BUF:I->O            345   0.551   3.985  adr_2_IBUF_1 (adr_2_IBUF_1)
     LUT3:I0->O            1   0.551   0.000  Mmux_memdata_179 (N248)
     MUXF5:I0->O           1   0.360   0.000  Mmux_memdata_15_f5_7 (Mmux_memdata_15_f58)
     MUXF6:I0->O           1   0.342   0.000  Mmux_memdata_13_f6_6 (Mmux_memdata_13_f67)
     MUXF7:I0->O           1   0.342   0.000  Mmux_memdata_11_f7_5 (Mmux_memdata_11_f76)
     MUXF8:I0->O           1   0.342   0.996  Mmux_memdata_9_f8_4 (Mmux_memdata_9_f85)
     LUT3:I1->O            1   0.551   0.000  Mmux_memdata_61 (N265)
     MUXF5:I0->O           1   0.360   0.000  Mmux_memdata_4_f5_0 (Mmux_memdata_4_f51)
     MUXF6:I0->O           1   0.342   0.801  Mmux_memdata_2_f6_0 (memdata_1_OBUF)
     OBUF:I->O                 5.644          memdata_1_OBUF (memdata<1>)
    ----------------------------------------
    Total                     19.628ns (10.206ns logic, 9.422ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
CPU : 18.77 / 21.12 s | Elapsed : 18.00 / 21.00 s
 
--> 

Total memory usage is 202872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

