
!!!Full processing file "sv-comp/dll_of_dll/create_slave.c"
Parsing file "sv-comp/dll_of_dll/create_slave.c" by cil parser...
GCC Preprocessing...
gcc -C -E sv-comp/dll_of_dll/create_slave.c -o sv-comp/dll_of_dll/create_slave.c.prep

!!! generate unknown predicate for Pre synthesis of insert_slave: :HP_24
!!! generate unknown predicate for Post synthesis of insert_slave: :GP_25
!!! processing primitives "["prelude.ss"]
Starting z3... 

!!! generate unknown predicate for Pre synthesis of while_11_2$int~slave_item~int: :HP_1347
!!! generate unknown predicate for Post synthesis of while_11_2$int~slave_item~int: :GP_1349
Last Proving Location: 1 File "sv-comp/dll_of_dll/create_slave.c",Line:11,Col:2

ERROR: at _-1:-1_-1:-1
Message: OpAssign : lhs and rhs do not match 2
Stop z3... 29 invocations caught

Exception occurred: Failure("OpAssign : lhs and rhs do not match 2")
Error3(s) detected at main 
