#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 31 14:50:00 2018
# Process ID: 130832
# Current directory: E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.runs/synth_1
# Command line: vivado.exe -log UART_SRAM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_SRAM.tcl
# Log file: E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.runs/synth_1/UART_SRAM.vds
# Journal file: E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_SRAM.tcl -notrace
Command: synth_design -top UART_SRAM -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 131096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.535 ; gain = 79.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_SRAM' [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_test.v:1]
INFO: [Synth 8-638] synthesizing module 'Freqdivide' [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/Freqdivide.v:1]
INFO: [Synth 8-256] done synthesizing module 'Freqdivide' (1#1) [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/Freqdivide.v:1]
INFO: [Synth 8-638] synthesizing module 'UART_brgenerator' [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v:1]
INFO: [Synth 8-256] done synthesizing module 'UART_brgenerator' (2#1) [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v:1]
INFO: [Synth 8-638] synthesizing module 'UART_receiver' [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v:1]
	Parameter sram_write_num bound to: 19'b0000000010000000000 
WARNING: [Synth 8-6014] Unused sequential element RX_STATUS_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v:26]
WARNING: [Synth 8-5788] Register RX_data_reg in module UART_receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v:43]
INFO: [Synth 8-256] done synthesizing module 'UART_receiver' (3#1) [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v:1]
INFO: [Synth 8-638] synthesizing module 'sram_controller' [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_controller.v:1]
INFO: [Synth 8-256] done synthesizing module 'sram_controller' (4#1) [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_controller.v:1]
INFO: [Synth 8-638] synthesizing module 'sram_read_test' [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v:1]
INFO: [Synth 8-256] done synthesizing module 'sram_read_test' (5#1) [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v:1]
INFO: [Synth 8-256] done synthesizing module 'UART_SRAM' (6#1) [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_test.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.863 ; gain = 118.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.863 ; gain = 118.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_SRAM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_SRAM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 685.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk9600" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "brclk16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_num_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UART_end_flag_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_num_count_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v:67]
WARNING: [Synth 8-6014] Unused sequential element sram_addr_w_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_controller.v:30]
INFO: [Synth 8-5544] ROM "compare" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element sram_addr_r_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_SRAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Freqdivide 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_brgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module UART_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sram_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module sram_read_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element UART_brgenerator_m/cnt9600_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v:18]
WARNING: [Synth 8-6014] Unused sequential element UART_brgenerator_m/clk9600_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v:22]
INFO: [Synth 8-5544] ROM "UART_receiver_m/RX_data3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "UART_brgenerator_m/brclk16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UART_receiver_m/write_num_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UART_receiver_m/UART_end_flag_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element UART_receiver_m/write_num_count_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v:67]
WARNING: [Synth 8-6014] Unused sequential element sram_controller_m/sram_addr_w_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element sram_read_test_m/sram_addr_r_reg was removed.  [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v:44]
WARNING: [Synth 8-3917] design UART_SRAM has port UART_TX driven by constant 1
WARNING: [Synth 8-3917] design UART_SRAM has port CE driven by constant 0
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[0]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[16]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[1]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[8]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_read_test_m/read_data_standard_reg[16] )
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[17]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[25]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[18]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[26]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[19]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[27]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[20]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[28]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[21]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[29]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[22]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[30]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[23]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_controller_m/byte_count_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sram_controller_m/byte_count_reg[1]) is unused and will be removed from module UART_SRAM.
WARNING: [Synth 8-3332] Sequential element (sram_read_test_m/read_byte_count_reg[1]) is unused and will be removed from module UART_SRAM.
WARNING: [Synth 8-3332] Sequential element (sram_read_test_m/read_data_standard_reg[16]) is unused and will be removed from module UART_SRAM.
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[2]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[10]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[3]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[11]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[4]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[12]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[5]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[13]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[6]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[14]'
INFO: [Synth 8-3886] merging instance 'sram_read_test_m/read_data_standard_reg[7]' (FDCE) to 'sram_read_test_m/read_data_standard_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    18|
|3     |LUT1   |    62|
|4     |LUT2   |    47|
|5     |LUT3   |    19|
|6     |LUT4   |    23|
|7     |LUT5   |    33|
|8     |LUT6   |    23|
|9     |FDCE   |   125|
|10    |FDPE   |     2|
|11    |FDRE   |    35|
|12    |IBUF   |    13|
|13    |IOBUF  |    16|
|14    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   460|
|2     |  Freqdivide_m       |Freqdivide       |     2|
|3     |  UART_brgenerator_m |UART_brgenerator |    26|
|4     |  UART_receiver_m    |UART_receiver    |   108|
|5     |  sram_controller_m  |sram_controller  |    85|
|6     |  sram_read_test_m   |sram_read_test   |   158|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 685.676 ; gain = 118.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 685.676 ; gain = 416.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

50 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 685.676 ; gain = 423.996
INFO: [Common 17-1381] The checkpoint 'E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.runs/synth_1/UART_SRAM.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 685.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 31 14:50:36 2018...
