0.6
2018.2
Jun 14 2018
20:07:38
/home/victor/CPE233/RAT/RAT5/RAT5/RAT5.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/victor/CPE233/RAT/RAT5/RAT_MCU_tb.sv,1549609057,systemVerilog,,,,RAT_MCU_tb,,,,,,,,
