// Seed: 3444547014
module module_0;
  reg id_1;
  initial begin
    if ((1)) disable id_2;
    id_2 = id_2;
    id_1 <= id_1;
    id_2 <= id_1;
    if (1) id_1 <= 1;
  end
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri id_0
    , id_4,
    input supply0 id_1,
    input wire id_2
);
  id_5 :
  assert property (@(posedge id_1) 1)
  else $display(id_1, id_1);
  module_0();
endmodule
module module_2 (
    input logic id_0
);
  initial id_2 = 1;
  module_0();
  reg id_3;
  always @(posedge id_3) begin
    id_3 <= 1 - id_3;
    if (1) {id_0, $display(id_3)} <= 1;
  end
endmodule
