/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [3:0] celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  reg [6:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire celloutsig_0_76z;
  wire [5:0] celloutsig_0_77z;
  wire [17:0] celloutsig_0_78z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  reg [20:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[0] & in_data[12]);
  assign celloutsig_0_52z = ~(celloutsig_0_50z & celloutsig_0_6z);
  assign celloutsig_0_61z = ~(celloutsig_0_54z & celloutsig_0_11z);
  assign celloutsig_1_15z = ~(celloutsig_1_4z & celloutsig_1_4z);
  assign celloutsig_0_76z = ~(celloutsig_0_28z | celloutsig_0_30z);
  assign celloutsig_1_3z = ~(in_data[144] | celloutsig_1_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_16z | in_data[28]);
  assign celloutsig_0_37z = ~celloutsig_0_4z;
  assign celloutsig_1_5z = ~in_data[184];
  assign celloutsig_0_35z = celloutsig_0_21z ^ celloutsig_0_33z;
  assign celloutsig_0_51z = celloutsig_0_6z ^ celloutsig_0_0z;
  assign celloutsig_0_67z = celloutsig_0_54z ^ celloutsig_0_37z;
  assign celloutsig_1_19z = celloutsig_1_3z ^ celloutsig_1_12z[9];
  assign celloutsig_0_17z = celloutsig_0_10z ^ celloutsig_0_11z;
  assign celloutsig_0_39z = ~(celloutsig_0_23z[5] ^ celloutsig_0_9z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ in_data[17]);
  assign celloutsig_0_22z = ~(celloutsig_0_14z ^ celloutsig_0_2z[0]);
  assign celloutsig_0_50z = { celloutsig_0_43z[5:4], celloutsig_0_33z } <= celloutsig_0_7z;
  assign celloutsig_0_8z = { celloutsig_0_5z[8:3], celloutsig_0_0z, celloutsig_0_0z } <= celloutsig_0_5z[9:2];
  assign celloutsig_0_13z = { celloutsig_0_2z[9:8], celloutsig_0_0z } <= { in_data[2:1], celloutsig_0_12z };
  assign celloutsig_0_15z = in_data[24:11] && { celloutsig_0_1z[4:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_2z[11:3], celloutsig_0_18z, celloutsig_0_22z } && { celloutsig_0_5z[7:4], celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_49z = ! celloutsig_0_27z[5:3];
  assign celloutsig_1_9z = ! { celloutsig_1_1z[7:5], celloutsig_1_5z };
  assign celloutsig_0_9z = ! { celloutsig_0_2z[7:5], celloutsig_0_4z };
  assign celloutsig_0_25z = ! celloutsig_0_2z[9:3];
  assign celloutsig_0_26z = ! { celloutsig_0_5z[11:9], celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_33z = { celloutsig_0_2z[6:2], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_24z } || { in_data[86:69], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_70z = { celloutsig_0_49z, celloutsig_0_17z, celloutsig_0_65z, celloutsig_0_28z, celloutsig_0_56z, celloutsig_0_18z, celloutsig_0_49z } || { in_data[40:32], celloutsig_0_0z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[136:133] || celloutsig_1_1z[12:9];
  assign celloutsig_0_10z = { in_data[40:30], celloutsig_0_4z, celloutsig_0_3z } || celloutsig_0_2z[12:0];
  assign celloutsig_0_12z = { celloutsig_0_5z[10:0], celloutsig_0_4z, celloutsig_0_1z } || { celloutsig_0_2z[6:4], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z } || in_data[44:37];
  assign celloutsig_0_24z = { in_data[74:48], celloutsig_0_22z } || { in_data[74:55], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_30z = { in_data[69:63], celloutsig_0_23z } || { celloutsig_0_27z[10:1], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_47z = { celloutsig_0_19z, celloutsig_0_33z } < { celloutsig_0_5z[4:3], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_37z };
  assign celloutsig_1_11z = in_data[171:165] < { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_14z = { in_data[20:17], celloutsig_0_4z, celloutsig_0_8z } < { celloutsig_0_2z[7:6], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_15z } < { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_36z = celloutsig_0_10z & ~(celloutsig_0_2z[11]);
  assign celloutsig_0_6z = celloutsig_0_2z[0] & ~(celloutsig_0_3z);
  assign celloutsig_0_43z = { in_data[15], celloutsig_0_1z } % { 1'h1, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[10:0] };
  assign celloutsig_0_7z = in_data[87:85] % { 1'h1, celloutsig_0_2z[10:9] };
  assign celloutsig_1_1z = - in_data[161:148];
  assign celloutsig_0_77z = { in_data[51:47], celloutsig_0_47z } | { celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_76z, celloutsig_0_28z, celloutsig_0_51z, celloutsig_0_60z };
  assign celloutsig_1_6z = celloutsig_1_1z[8:3] | { celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_7z[19:1], celloutsig_1_9z } | { celloutsig_1_7z[20:3], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z } | { in_data[65:60], celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[48:35] | { in_data[10:7], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_2z[13:3] | { in_data[91:85], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_60z = & { celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_62z = & { celloutsig_0_39z, celloutsig_0_35z, celloutsig_0_27z[10:9] };
  assign celloutsig_0_20z = & { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, in_data[22] };
  assign celloutsig_0_0z = in_data[29] & in_data[86];
  assign celloutsig_0_55z = celloutsig_0_24z & celloutsig_0_15z;
  assign celloutsig_0_56z = celloutsig_0_52z & celloutsig_0_3z;
  assign celloutsig_0_73z = celloutsig_0_30z & celloutsig_0_61z;
  assign celloutsig_1_10z = celloutsig_1_1z[13] & celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_11z & celloutsig_1_15z;
  assign celloutsig_0_32z = celloutsig_0_15z & celloutsig_0_22z;
  assign celloutsig_0_54z = ~^ { celloutsig_0_27z[8:2], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_39z };
  assign celloutsig_0_40z = ^ { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_33z };
  assign celloutsig_0_78z = { celloutsig_0_43z[5:3], celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_77z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_62z, celloutsig_0_70z, celloutsig_0_55z } - { in_data[71:68], celloutsig_0_67z, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_73z, celloutsig_0_12z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_65z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_65z = { celloutsig_0_43z, celloutsig_0_3z };
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 21'h000000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_6z[3:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_1z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_1z = in_data[23:19];
  always_latch
    if (!clkin_data[96]) celloutsig_0_19z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_2z[12:11], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_0z = ~((in_data[159] & in_data[162]) | (in_data[125] & in_data[122]));
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_3z) | (in_data[61] & celloutsig_0_7z[1]));
  assign { out_data[128], out_data[96], out_data[37:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
