design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
xlconcat.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/2e37/xlconcat.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
design_1_xlconcat_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
design_1_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
design_1_proc_sys_reset_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_2/sim/design_1_proc_sys_reset_0_2.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
design_1_proc_sys_reset_0_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_3/sim/design_1_proc_sys_reset_0_3.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,incdir="$ref_dir/../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../arty_z7_sdsoc.srcs/sources_1/bd/design_1/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
