adder_DSP.vhd,vhdl,xil_defaultlib,../../../../project_hw.srcs/sources_1/ip/adder_DSP/sim/adder_DSP.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
