{"Source Block": ["oh/spi/hdl/spi_master_regs.v@193:209@HdlStmProcess", "\t `SPI_RX0    : reg_rdata[31:0] <= rx_reg[31:0];\n\t `SPI_RX1    : reg_rdata[31:0] <= rx_reg[63:32];\t \n\t default : reg_rdata[31:0] <= 32'hDEADBEEF;\t \n       endcase // case (dstaddr_in[5:0])\n\n   always @ (posedge clk)\n     begin\n\taccess_out          <= access_in;\n\tdstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0];\n\tctrlmode_out[4:0]   <= ctrlmode_in[4:0];\n\tdatamode_out[1:0]   <= datamode_in[1:0];\n     end\n   \n   //create a pulse on register reads\n   oh_edge2pulse \n     e2pulse (.out (wait_pulse),\n   \t      .clk (clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[200, "\taccess_out          <= access_in;\n"]], "Add": [[200, "\taccess_out          <= reg_read;\n"]]}}