{
  "processor": "Intel 8088",
  "year": 1979,
  "specifications": {
    "data_width_bits": 16,
    "external_bus_bits": 8,
    "clock_mhz": 4.77,
    "transistors": 29000,
    "technology": "3um NMOS",
    "package": "40-pin DIP",
    "prefetch_queue_bytes": 4
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      200
    ],
    "typical_cpi": 15.0,
    "effective_cpi": 5.2,
    "notes": "Effective CPI accounts for prefetch queue overlap; 8-bit bus adds memory penalties"
  },
  "validated_performance": {
    "ips_min": 250000,
    "ips_max": 500000,
    "mips_typical": 0.25
  },
  "notes": "Same as 8086 but with 8-bit external bus, used in original IBM PC",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 8088 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/x86/808x/datashts/8088.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/intel/8088",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/Intel_8088",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "instruction_timing_tests": [
    {
      "name": "MOV_reg_reg",
      "instruction": "MOV AX, BX",
      "category": "data_transfer",
      "expected_cycles": 2,
      "notes": "Same as 8086 - register ops unaffected by bus width",
      "source": "Intel datasheet"
    },
    {
      "name": "MOV_reg_imm",
      "instruction": "MOV AX, 1234h",
      "category": "data_transfer",
      "expected_cycles": 4,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "MOV_reg_mem",
      "instruction": "MOV AX, [BX]",
      "category": "memory",
      "expected_cycles": 12,
      "notes": "8086 base (8) + 4 cycles for 8-bit bus (two transfers for 16-bit word)",
      "source": "Intel datasheet"
    },
    {
      "name": "MOV_mem_reg",
      "instruction": "MOV [BX], AX",
      "category": "memory",
      "expected_cycles": 13,
      "notes": "8086 base (9) + 4 cycles for 8-bit bus",
      "source": "Intel datasheet"
    },
    {
      "name": "ADD_reg_reg",
      "instruction": "ADD AX, BX",
      "category": "alu",
      "expected_cycles": 3,
      "notes": "Same as 8086 - register ops unaffected",
      "source": "Intel datasheet"
    },
    {
      "name": "ADD_reg_imm",
      "instruction": "ADD AX, 1234h",
      "category": "alu",
      "expected_cycles": 4,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "ADD_reg_mem",
      "instruction": "ADD AX, [BX]",
      "category": "alu",
      "expected_cycles": 13,
      "notes": "8086 base (9) + 4 cycles for 8-bit bus",
      "source": "Intel datasheet"
    },
    {
      "name": "INC_reg",
      "instruction": "INC AX",
      "category": "alu",
      "expected_cycles": 2,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "JMP_near",
      "instruction": "JMP label",
      "category": "control",
      "expected_cycles": 15,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "Jcc_taken",
      "instruction": "JZ label (taken)",
      "category": "control",
      "expected_cycles": 16,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "Jcc_not_taken",
      "instruction": "JZ label (not taken)",
      "category": "control",
      "expected_cycles": 4,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "CALL_near",
      "instruction": "CALL proc",
      "category": "control",
      "expected_cycles": 23,
      "notes": "8086 base (19) + 4 cycles for stack push via 8-bit bus",
      "source": "Intel datasheet"
    },
    {
      "name": "RET",
      "instruction": "RET",
      "category": "control",
      "expected_cycles": 12,
      "notes": "8086 base (8) + 4 cycles for stack pop via 8-bit bus",
      "source": "Intel datasheet"
    },
    {
      "name": "PUSH",
      "instruction": "PUSH AX",
      "category": "stack",
      "expected_cycles": 15,
      "notes": "8086 base (11) + 4 cycles for 8-bit bus (16-bit push)",
      "source": "Intel datasheet"
    },
    {
      "name": "POP",
      "instruction": "POP AX",
      "category": "stack",
      "expected_cycles": 12,
      "notes": "8086 base (8) + 4 cycles for 8-bit bus",
      "source": "Intel datasheet"
    },
    {
      "name": "NOP",
      "instruction": "NOP",
      "category": "control",
      "expected_cycles": 3,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "MUL_word",
      "instruction": "MUL BX",
      "category": "mul_div",
      "expected_cycles_range": [
        70,
        118
      ],
      "expected_cycles": 94,
      "notes": "Same as 8086 - computation time dominates",
      "source": "Intel datasheet"
    },
    {
      "name": "DIV_word",
      "instruction": "DIV BX",
      "category": "mul_div",
      "expected_cycles_range": [
        80,
        162
      ],
      "expected_cycles": 121,
      "notes": "Same as 8086 - computation time dominates",
      "source": "Intel datasheet"
    },
    {
      "name": "MOVSB",
      "instruction": "MOVSB",
      "category": "string",
      "expected_cycles": 18,
      "notes": "Byte moves same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "MOVSW",
      "instruction": "MOVSW",
      "category": "string",
      "expected_cycles": 26,
      "notes": "8086 base (18) + 8 cycles for two 16-bit accesses via 8-bit bus",
      "source": "Intel datasheet"
    },
    {
      "name": "CMP_reg_reg",
      "instruction": "CMP AX, BX",
      "category": "alu",
      "expected_cycles": 3,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "SUB_reg_reg",
      "instruction": "SUB AX, BX",
      "category": "alu",
      "expected_cycles": 3,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "AND_reg_reg",
      "instruction": "AND AX, BX",
      "category": "alu",
      "expected_cycles": 3,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "OR_reg_reg",
      "instruction": "OR AX, BX",
      "category": "alu",
      "expected_cycles": 3,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "XOR_reg_reg",
      "instruction": "XOR AX, BX",
      "category": "alu",
      "expected_cycles": 3,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "SHL_reg_1",
      "instruction": "SHL AX, 1",
      "category": "alu",
      "expected_cycles": 2,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "LEA",
      "instruction": "LEA BX, [SI+DI]",
      "category": "data_transfer",
      "expected_cycles": 2,
      "notes": "Same as 8086 - no memory access",
      "source": "Intel datasheet"
    },
    {
      "name": "XCHG_reg_reg",
      "instruction": "XCHG AX, BX",
      "category": "data_transfer",
      "expected_cycles": 4,
      "notes": "Same as 8086",
      "source": "Intel datasheet"
    },
    {
      "name": "LOOP",
      "instruction": "LOOP label",
      "category": "control",
      "expected_cycles": 17,
      "notes": "Same as 8086; 5 when not taken",
      "source": "Intel datasheet"
    }
  ],
  "cross_validation": {
    "related_processor": "Intel 8086",
    "relationship": "8088 is 8086 with 8-bit external bus",
    "expected_differences": {
      "external_bus_width": "8088=8-bit, 8086=16-bit",
      "prefetch_queue": "8088=4 bytes, 8086=6 bytes",
      "memory_access_penalty": "8088 requires 2 bus cycles for 16-bit data (+4 cycles)",
      "effective_cpi_ratio": "8088 ~15% slower for memory-heavy workloads"
    },
    "timing_comparison": {
      "register_ops": "Identical (same internal architecture)",
      "immediate_ops": "Identical",
      "memory_ops": "8088 adds 4 cycles per 16-bit memory access",
      "control_ops": "8088 slightly slower due to smaller prefetch queue and stack ops"
    },
    "cpi_relationship": {
      "8086_target_cpi": 4.5,
      "8088_target_cpi": 5.2,
      "performance_ratio": 0.865,
      "notes": "8088 is 86.5% of 8086 performance for typical workloads"
    },
    "ibm_pc_notes": {
      "chosen_for": "Lower system cost (8-bit peripherals)",
      "clock_speed": "4.77 MHz (derived from NTSC color burst)",
      "historical_significance": "Foundation of PC-compatible computing"
    },
    "verified": true,
    "verification_date": "2026-01-28"
  },
  "accuracy": {
    "expected_cpi": 5.2,
    "expected_ipc": 0.1923,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 5.2,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.063216,
    "sysid_loss_after": 0.063246,
    "sysid_cpi_error_percent": 3.37,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "instruction_mix": {
    "alu": 0.25,
    "data_transfer": 0.25,
    "memory": 0.2,
    "control": 0.15,
    "stack": 0.1,
    "string": 0.05
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "dhrystone"
    ],
    "primary_source": "dhrystone",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 43.73
  }
}