//--------------------------------------------------------------------------------
// Auto-generated by Migen (3ffd64c) & LiteX (f9f1b8e) on 2021-08-02 16:17:16
//--------------------------------------------------------------------------------
module beaglewire(
	(* keep = "true" *)	input wire clk100,
	input wire user_btn_n,
	inout wire sdram_clock,
	output reg serial_tx,
	input wire serial_rx,
	output reg spiflash_cs_n,
	output reg spiflash_clk,
	output reg spiflash_mosi,
	input wire spiflash_miso,
	output reg [3:0] user_led0,
	inout wire [12:0] sdram_a,
	inout wire [7:0] sdram_dq,
	inout wire sdram_we_n,
	inout wire sdram_ras_n,
	inout wire sdram_cas_n,
	inout wire sdram_cs_n,
	inout wire sdram_cke,
	inout wire [1:0] sdram_ba,
	inout wire sdram_dm
);

reg main_basesoc_soc_rst = 1'd0;
wire main_basesoc_cpu_rst;
reg [1:0] main_basesoc_reset_storage = 2'd0;
reg main_basesoc_reset_re = 1'd0;
reg [31:0] main_basesoc_scratch_storage = 32'd305419896;
reg main_basesoc_scratch_re = 1'd0;
wire [31:0] main_basesoc_bus_errors_status;
wire main_basesoc_bus_errors_we;
reg main_basesoc_bus_errors_re = 1'd0;
wire main_basesoc_bus_error;
reg [31:0] main_basesoc_bus_errors = 32'd0;
wire main_basesoc_serv_reset;
wire [29:0] main_basesoc_serv_ibus_adr;
reg [31:0] main_basesoc_serv_ibus_dat_w = 32'd0;
wire [31:0] main_basesoc_serv_ibus_dat_r;
wire [3:0] main_basesoc_serv_ibus_sel;
wire main_basesoc_serv_ibus_cyc;
wire main_basesoc_serv_ibus_stb;
wire main_basesoc_serv_ibus_ack;
reg main_basesoc_serv_ibus_we = 1'd0;
reg [2:0] main_basesoc_serv_ibus_cti = 3'd0;
reg [1:0] main_basesoc_serv_ibus_bte = 2'd0;
wire main_basesoc_serv_ibus_err;
wire [29:0] main_basesoc_serv_dbus_adr;
wire [31:0] main_basesoc_serv_dbus_dat_w;
wire [31:0] main_basesoc_serv_dbus_dat_r;
wire [3:0] main_basesoc_serv_dbus_sel;
wire main_basesoc_serv_dbus_cyc;
wire main_basesoc_serv_dbus_stb;
wire main_basesoc_serv_dbus_ack;
wire main_basesoc_serv_dbus_we;
reg [2:0] main_basesoc_serv_dbus_cti = 3'd0;
reg [1:0] main_basesoc_serv_dbus_bte = 2'd0;
wire main_basesoc_serv_dbus_err;
wire [1:0] main_basesoc_serv0;
wire [1:0] main_basesoc_serv1;
wire [29:0] main_basesoc_ram_bus_adr;
wire [31:0] main_basesoc_ram_bus_dat_w;
wire [31:0] main_basesoc_ram_bus_dat_r;
wire [3:0] main_basesoc_ram_bus_sel;
wire main_basesoc_ram_bus_cyc;
wire main_basesoc_ram_bus_stb;
reg main_basesoc_ram_bus_ack = 1'd0;
wire main_basesoc_ram_bus_we;
wire [2:0] main_basesoc_ram_bus_cti;
wire [1:0] main_basesoc_ram_bus_bte;
reg main_basesoc_ram_bus_err = 1'd0;
wire [8:0] main_basesoc_adr;
wire [31:0] main_basesoc_dat_r;
reg [3:0] main_basesoc_we = 4'd0;
wire [31:0] main_basesoc_dat_w;
reg main_basesoc_uartcrossover_rxtx_re = 1'd0;
wire [7:0] main_basesoc_uartcrossover_rxtx_r;
reg main_basesoc_uartcrossover_rxtx_we = 1'd0;
wire [7:0] main_basesoc_uartcrossover_rxtx_w;
wire main_basesoc_uartcrossover_txfull_status;
wire main_basesoc_uartcrossover_txfull_we;
reg main_basesoc_uartcrossover_txfull_re = 1'd0;
wire main_basesoc_uartcrossover_rxempty_status;
wire main_basesoc_uartcrossover_rxempty_we;
reg main_basesoc_uartcrossover_rxempty_re = 1'd0;
wire main_basesoc_uartcrossover_irq;
wire main_basesoc_uartcrossover_tx_status;
reg main_basesoc_uartcrossover_tx_pending = 1'd0;
wire main_basesoc_uartcrossover_tx_trigger;
reg main_basesoc_uartcrossover_tx_clear = 1'd0;
reg main_basesoc_uartcrossover_tx_trigger_d = 1'd0;
wire main_basesoc_uartcrossover_rx_status;
reg main_basesoc_uartcrossover_rx_pending = 1'd0;
wire main_basesoc_uartcrossover_rx_trigger;
reg main_basesoc_uartcrossover_rx_clear = 1'd0;
reg main_basesoc_uartcrossover_rx_trigger_d = 1'd0;
wire main_basesoc_uartcrossover_tx0;
wire main_basesoc_uartcrossover_rx0;
reg [1:0] main_basesoc_uartcrossover_status_status = 2'd0;
wire main_basesoc_uartcrossover_status_we;
reg main_basesoc_uartcrossover_status_re = 1'd0;
wire main_basesoc_uartcrossover_tx1;
wire main_basesoc_uartcrossover_rx1;
reg [1:0] main_basesoc_uartcrossover_pending_status = 2'd0;
wire main_basesoc_uartcrossover_pending_we;
reg main_basesoc_uartcrossover_pending_re = 1'd0;
reg [1:0] main_basesoc_uartcrossover_pending_r = 2'd0;
wire main_basesoc_uartcrossover_tx2;
wire main_basesoc_uartcrossover_rx2;
reg [1:0] main_basesoc_uartcrossover_enable_storage = 2'd0;
reg main_basesoc_uartcrossover_enable_re = 1'd0;
wire main_basesoc_uartcrossover_txempty_status;
wire main_basesoc_uartcrossover_txempty_we;
reg main_basesoc_uartcrossover_txempty_re = 1'd0;
wire main_basesoc_uartcrossover_rxfull_status;
wire main_basesoc_uartcrossover_rxfull_we;
reg main_basesoc_uartcrossover_rxfull_re = 1'd0;
wire main_basesoc_uartcrossover_uartcrossover_sink_valid;
wire main_basesoc_uartcrossover_uartcrossover_sink_ready;
wire main_basesoc_uartcrossover_uartcrossover_sink_first;
wire main_basesoc_uartcrossover_uartcrossover_sink_last;
wire [7:0] main_basesoc_uartcrossover_uartcrossover_sink_payload_data;
wire main_basesoc_uartcrossover_uartcrossover_source_valid;
wire main_basesoc_uartcrossover_uartcrossover_source_ready;
wire main_basesoc_uartcrossover_uartcrossover_source_first;
wire main_basesoc_uartcrossover_uartcrossover_source_last;
wire [7:0] main_basesoc_uartcrossover_uartcrossover_source_payload_data;
wire main_basesoc_uartcrossover_tx_fifo_sink_valid;
wire main_basesoc_uartcrossover_tx_fifo_sink_ready;
reg main_basesoc_uartcrossover_tx_fifo_sink_first = 1'd0;
reg main_basesoc_uartcrossover_tx_fifo_sink_last = 1'd0;
wire [7:0] main_basesoc_uartcrossover_tx_fifo_sink_payload_data;
wire main_basesoc_uartcrossover_tx_fifo_source_valid;
wire main_basesoc_uartcrossover_tx_fifo_source_ready;
wire main_basesoc_uartcrossover_tx_fifo_source_first;
wire main_basesoc_uartcrossover_tx_fifo_source_last;
wire [7:0] main_basesoc_uartcrossover_tx_fifo_source_payload_data;
wire main_basesoc_uartcrossover_tx_fifo_re;
reg main_basesoc_uartcrossover_tx_fifo_readable = 1'd0;
wire main_basesoc_uartcrossover_tx_fifo_syncfifo_we;
wire main_basesoc_uartcrossover_tx_fifo_syncfifo_writable;
wire main_basesoc_uartcrossover_tx_fifo_syncfifo_re;
wire main_basesoc_uartcrossover_tx_fifo_syncfifo_readable;
wire [9:0] main_basesoc_uartcrossover_tx_fifo_syncfifo_din;
wire [9:0] main_basesoc_uartcrossover_tx_fifo_syncfifo_dout;
reg [4:0] main_basesoc_uartcrossover_tx_fifo_level0 = 5'd0;
reg main_basesoc_uartcrossover_tx_fifo_replace = 1'd0;
reg [3:0] main_basesoc_uartcrossover_tx_fifo_produce = 4'd0;
reg [3:0] main_basesoc_uartcrossover_tx_fifo_consume = 4'd0;
reg [3:0] main_basesoc_uartcrossover_tx_fifo_wrport_adr = 4'd0;
wire [9:0] main_basesoc_uartcrossover_tx_fifo_wrport_dat_r;
wire main_basesoc_uartcrossover_tx_fifo_wrport_we;
wire [9:0] main_basesoc_uartcrossover_tx_fifo_wrport_dat_w;
wire main_basesoc_uartcrossover_tx_fifo_do_read;
wire [3:0] main_basesoc_uartcrossover_tx_fifo_rdport_adr;
wire [9:0] main_basesoc_uartcrossover_tx_fifo_rdport_dat_r;
wire main_basesoc_uartcrossover_tx_fifo_rdport_re;
wire [4:0] main_basesoc_uartcrossover_tx_fifo_level1;
wire [7:0] main_basesoc_uartcrossover_tx_fifo_fifo_in_payload_data;
wire main_basesoc_uartcrossover_tx_fifo_fifo_in_first;
wire main_basesoc_uartcrossover_tx_fifo_fifo_in_last;
wire [7:0] main_basesoc_uartcrossover_tx_fifo_fifo_out_payload_data;
wire main_basesoc_uartcrossover_tx_fifo_fifo_out_first;
wire main_basesoc_uartcrossover_tx_fifo_fifo_out_last;
wire main_basesoc_uartcrossover_rx_fifo_sink_valid;
wire main_basesoc_uartcrossover_rx_fifo_sink_ready;
wire main_basesoc_uartcrossover_rx_fifo_sink_first;
wire main_basesoc_uartcrossover_rx_fifo_sink_last;
wire [7:0] main_basesoc_uartcrossover_rx_fifo_sink_payload_data;
wire main_basesoc_uartcrossover_rx_fifo_source_valid;
wire main_basesoc_uartcrossover_rx_fifo_source_ready;
wire main_basesoc_uartcrossover_rx_fifo_source_first;
wire main_basesoc_uartcrossover_rx_fifo_source_last;
wire [7:0] main_basesoc_uartcrossover_rx_fifo_source_payload_data;
wire main_basesoc_uartcrossover_rx_fifo_re;
reg main_basesoc_uartcrossover_rx_fifo_readable = 1'd0;
wire main_basesoc_uartcrossover_rx_fifo_syncfifo_we;
wire main_basesoc_uartcrossover_rx_fifo_syncfifo_writable;
wire main_basesoc_uartcrossover_rx_fifo_syncfifo_re;
wire main_basesoc_uartcrossover_rx_fifo_syncfifo_readable;
wire [9:0] main_basesoc_uartcrossover_rx_fifo_syncfifo_din;
wire [9:0] main_basesoc_uartcrossover_rx_fifo_syncfifo_dout;
reg [4:0] main_basesoc_uartcrossover_rx_fifo_level0 = 5'd0;
reg main_basesoc_uartcrossover_rx_fifo_replace = 1'd0;
reg [3:0] main_basesoc_uartcrossover_rx_fifo_produce = 4'd0;
reg [3:0] main_basesoc_uartcrossover_rx_fifo_consume = 4'd0;
reg [3:0] main_basesoc_uartcrossover_rx_fifo_wrport_adr = 4'd0;
wire [9:0] main_basesoc_uartcrossover_rx_fifo_wrport_dat_r;
wire main_basesoc_uartcrossover_rx_fifo_wrport_we;
wire [9:0] main_basesoc_uartcrossover_rx_fifo_wrport_dat_w;
wire main_basesoc_uartcrossover_rx_fifo_do_read;
wire [3:0] main_basesoc_uartcrossover_rx_fifo_rdport_adr;
wire [9:0] main_basesoc_uartcrossover_rx_fifo_rdport_dat_r;
wire main_basesoc_uartcrossover_rx_fifo_rdport_re;
wire [4:0] main_basesoc_uartcrossover_rx_fifo_level1;
wire [7:0] main_basesoc_uartcrossover_rx_fifo_fifo_in_payload_data;
wire main_basesoc_uartcrossover_rx_fifo_fifo_in_first;
wire main_basesoc_uartcrossover_rx_fifo_fifo_in_last;
wire [7:0] main_basesoc_uartcrossover_rx_fifo_fifo_out_payload_data;
wire main_basesoc_uartcrossover_rx_fifo_fifo_out_first;
wire main_basesoc_uartcrossover_rx_fifo_fifo_out_last;
reg main_basesoc_xover_rxtx_re = 1'd0;
wire [7:0] main_basesoc_xover_rxtx_r;
reg main_basesoc_xover_rxtx_we = 1'd0;
wire [7:0] main_basesoc_xover_rxtx_w;
wire main_basesoc_xover_txfull_status;
wire main_basesoc_xover_txfull_we;
reg main_basesoc_xover_txfull_re = 1'd0;
wire main_basesoc_xover_rxempty_status;
wire main_basesoc_xover_rxempty_we;
reg main_basesoc_xover_rxempty_re = 1'd0;
wire main_basesoc_xover_irq;
wire main_basesoc_xover_tx_status;
reg main_basesoc_xover_tx_pending = 1'd0;
wire main_basesoc_xover_tx_trigger;
reg main_basesoc_xover_tx_clear = 1'd0;
reg main_basesoc_xover_tx_trigger_d = 1'd0;
wire main_basesoc_xover_rx_status;
reg main_basesoc_xover_rx_pending = 1'd0;
wire main_basesoc_xover_rx_trigger;
reg main_basesoc_xover_rx_clear = 1'd0;
reg main_basesoc_xover_rx_trigger_d = 1'd0;
wire main_basesoc_xover_tx0;
wire main_basesoc_xover_rx0;
reg [1:0] main_basesoc_xover_status_status = 2'd0;
wire main_basesoc_xover_status_we;
reg main_basesoc_xover_status_re = 1'd0;
wire main_basesoc_xover_tx1;
wire main_basesoc_xover_rx1;
reg [1:0] main_basesoc_xover_pending_status = 2'd0;
wire main_basesoc_xover_pending_we;
reg main_basesoc_xover_pending_re = 1'd0;
reg [1:0] main_basesoc_xover_pending_r = 2'd0;
wire main_basesoc_xover_tx2;
wire main_basesoc_xover_rx2;
reg [1:0] main_basesoc_xover_enable_storage = 2'd0;
reg main_basesoc_xover_enable_re = 1'd0;
wire main_basesoc_xover_txempty_status;
wire main_basesoc_xover_txempty_we;
reg main_basesoc_xover_txempty_re = 1'd0;
wire main_basesoc_xover_rxfull_status;
wire main_basesoc_xover_rxfull_we;
reg main_basesoc_xover_rxfull_re = 1'd0;
wire main_basesoc_xover_uart_sink_valid;
wire main_basesoc_xover_uart_sink_ready;
wire main_basesoc_xover_uart_sink_first;
wire main_basesoc_xover_uart_sink_last;
wire [7:0] main_basesoc_xover_uart_sink_payload_data;
wire main_basesoc_xover_uart_source_valid;
wire main_basesoc_xover_uart_source_ready;
wire main_basesoc_xover_uart_source_first;
wire main_basesoc_xover_uart_source_last;
wire [7:0] main_basesoc_xover_uart_source_payload_data;
wire main_basesoc_xover_tx_fifo_sink_valid;
wire main_basesoc_xover_tx_fifo_sink_ready;
reg main_basesoc_xover_tx_fifo_sink_first = 1'd0;
reg main_basesoc_xover_tx_fifo_sink_last = 1'd0;
wire [7:0] main_basesoc_xover_tx_fifo_sink_payload_data;
reg main_basesoc_xover_tx_fifo_source_valid = 1'd0;
wire main_basesoc_xover_tx_fifo_source_ready;
reg main_basesoc_xover_tx_fifo_source_first = 1'd0;
reg main_basesoc_xover_tx_fifo_source_last = 1'd0;
reg [7:0] main_basesoc_xover_tx_fifo_source_payload_data = 8'd0;
wire main_basesoc_xover_rx_fifo_sink_valid;
wire main_basesoc_xover_rx_fifo_sink_ready;
wire main_basesoc_xover_rx_fifo_sink_first;
wire main_basesoc_xover_rx_fifo_sink_last;
wire [7:0] main_basesoc_xover_rx_fifo_sink_payload_data;
wire main_basesoc_xover_rx_fifo_source_valid;
wire main_basesoc_xover_rx_fifo_source_ready;
wire main_basesoc_xover_rx_fifo_source_first;
wire main_basesoc_xover_rx_fifo_source_last;
wire [7:0] main_basesoc_xover_rx_fifo_source_payload_data;
wire main_basesoc_xover_rx_fifo_re;
reg main_basesoc_xover_rx_fifo_readable = 1'd0;
wire main_basesoc_xover_rx_fifo_syncfifo_we;
wire main_basesoc_xover_rx_fifo_syncfifo_writable;
wire main_basesoc_xover_rx_fifo_syncfifo_re;
wire main_basesoc_xover_rx_fifo_syncfifo_readable;
wire [9:0] main_basesoc_xover_rx_fifo_syncfifo_din;
wire [9:0] main_basesoc_xover_rx_fifo_syncfifo_dout;
reg [4:0] main_basesoc_xover_rx_fifo_level0 = 5'd0;
reg main_basesoc_xover_rx_fifo_replace = 1'd0;
reg [3:0] main_basesoc_xover_rx_fifo_produce = 4'd0;
reg [3:0] main_basesoc_xover_rx_fifo_consume = 4'd0;
reg [3:0] main_basesoc_xover_rx_fifo_wrport_adr = 4'd0;
wire [9:0] main_basesoc_xover_rx_fifo_wrport_dat_r;
wire main_basesoc_xover_rx_fifo_wrport_we;
wire [9:0] main_basesoc_xover_rx_fifo_wrport_dat_w;
wire main_basesoc_xover_rx_fifo_do_read;
wire [3:0] main_basesoc_xover_rx_fifo_rdport_adr;
wire [9:0] main_basesoc_xover_rx_fifo_rdport_dat_r;
wire main_basesoc_xover_rx_fifo_rdport_re;
wire [4:0] main_basesoc_xover_rx_fifo_level1;
wire [7:0] main_basesoc_xover_rx_fifo_fifo_in_payload_data;
wire main_basesoc_xover_rx_fifo_fifo_in_first;
wire main_basesoc_xover_rx_fifo_fifo_in_last;
wire [7:0] main_basesoc_xover_rx_fifo_fifo_out_payload_data;
wire main_basesoc_xover_rx_fifo_fifo_out_first;
wire main_basesoc_xover_rx_fifo_fifo_out_last;
reg [31:0] main_basesoc_load_storage = 32'd0;
reg main_basesoc_load_re = 1'd0;
reg [31:0] main_basesoc_reload_storage = 32'd0;
reg main_basesoc_reload_re = 1'd0;
reg main_basesoc_en_storage = 1'd0;
reg main_basesoc_en_re = 1'd0;
reg main_basesoc_update_value_storage = 1'd0;
reg main_basesoc_update_value_re = 1'd0;
reg [31:0] main_basesoc_value_status = 32'd0;
wire main_basesoc_value_we;
reg main_basesoc_value_re = 1'd0;
wire main_basesoc_irq;
wire main_basesoc_zero_status;
reg main_basesoc_zero_pending = 1'd0;
wire main_basesoc_zero_trigger;
reg main_basesoc_zero_clear = 1'd0;
reg main_basesoc_zero_trigger_d = 1'd0;
wire main_basesoc_zero0;
wire main_basesoc_status_status;
wire main_basesoc_status_we;
reg main_basesoc_status_re = 1'd0;
wire main_basesoc_zero1;
wire main_basesoc_pending_status;
wire main_basesoc_pending_we;
reg main_basesoc_pending_re = 1'd0;
reg main_basesoc_pending_r = 1'd0;
wire main_basesoc_zero2;
reg main_basesoc_enable_storage = 1'd0;
reg main_basesoc_enable_re = 1'd0;
reg [31:0] main_basesoc_value = 32'd0;
wire main_crg_rst;
(* keep = "true" *) wire sys_clk;
wire sys_rst;
wire por_clk;
reg [15:0] main_crg_por_count = 16'd65535;
wire main_crg_por_done;
wire main_crg_reset;
wire main_crg_locked;
wire main_crg_clkin;
wire main_crg_clkout;
reg main_uart_bridge_tx_sink_valid = 1'd0;
reg main_uart_bridge_tx_sink_ready = 1'd0;
wire main_uart_bridge_tx_sink_last;
reg [7:0] main_uart_bridge_tx_sink_payload_data = 8'd0;
reg [7:0] main_uart_bridge_tx_data = 8'd0;
reg [3:0] main_uart_bridge_tx_count = 4'd0;
reg main_uart_bridge_tx_enable = 1'd0;
reg main_uart_bridge_tx_tick = 1'd0;
reg [31:0] main_uart_bridge_tx_phase = 32'd0;
reg main_uart_bridge_rx_source_valid = 1'd0;
reg main_uart_bridge_rx_source_ready = 1'd0;
reg [7:0] main_uart_bridge_rx_source_payload_data = 8'd0;
reg [7:0] main_uart_bridge_rx_data = 8'd0;
reg [3:0] main_uart_bridge_rx_count = 4'd0;
reg main_uart_bridge_rx_enable = 1'd0;
reg main_uart_bridge_rx_tick = 1'd0;
reg [31:0] main_uart_bridge_rx_phase = 32'd0;
wire main_uart_bridge_rx_rx;
reg main_uart_bridge_rx_rx_d = 1'd0;
wire [29:0] main_uart_bridge_wishbone_adr;
wire [31:0] main_uart_bridge_wishbone_dat_w;
wire [31:0] main_uart_bridge_wishbone_dat_r;
wire [3:0] main_uart_bridge_wishbone_sel;
reg main_uart_bridge_wishbone_cyc = 1'd0;
reg main_uart_bridge_wishbone_stb = 1'd0;
wire main_uart_bridge_wishbone_ack;
reg main_uart_bridge_wishbone_we = 1'd0;
reg [2:0] main_uart_bridge_wishbone_cti = 3'd0;
reg [1:0] main_uart_bridge_wishbone_bte = 2'd0;
wire main_uart_bridge_wishbone_err;
reg [7:0] main_uart_bridge_cmd = 8'd0;
reg main_uart_bridge_incr = 1'd0;
reg [7:0] main_uart_bridge_length = 8'd0;
reg [31:0] main_uart_bridge_address = 32'd0;
reg [31:0] main_uart_bridge_data = 32'd0;
reg [1:0] main_uart_bridge_bytes_count = 2'd0;
reg [7:0] main_uart_bridge_words_count = 8'd0;
wire main_uart_bridge_reset;
wire main_uart_bridge_wait;
wire main_uart_bridge_done;
reg [22:0] main_uart_bridge_count = 23'd5000000;
reg main_uart_bridge_is_ongoing = 1'd0;
wire [29:0] main_bus_adr;
wire [31:0] main_bus_dat_w;
wire [31:0] main_bus_dat_r;
wire [3:0] main_bus_sel;
wire main_bus_cyc;
wire main_bus_stb;
reg main_bus_ack = 1'd0;
wire main_bus_we;
wire [2:0] main_bus_cti;
wire [1:0] main_bus_bte;
reg main_bus_err = 1'd0;
wire main_mosi;
wire main_clk0;
wire main_cs_n0;
wire main_dir;
reg [3:0] main_bitbang_storage = 4'd0;
reg main_bitbang_re = 1'd0;
reg main_miso_status = 1'd0;
wire main_miso_we;
reg main_miso_re = 1'd0;
reg main_bitbang_en_storage = 1'd0;
reg main_bitbang_en_re = 1'd0;
reg main_cs_n1 = 1'd1;
reg main_clk1 = 1'd0;
reg [31:0] main_sr = 32'd0;
reg main_i = 1'd0;
reg main_miso = 1'd0;
reg [7:0] main_counter = 8'd0;
reg [3:0] main_leds_storage = 4'd0;
reg main_leds_re = 1'd0;
reg [3:0] main_leds_chaser = 4'd0;
reg main_leds_mode = 1'd0;
wire main_leds_wait;
wire main_leds_done;
reg [22:0] main_leds_count = 23'd6250000;
wire [12:0] main_dfi_p0_address;
wire [1:0] main_dfi_p0_bank;
wire main_dfi_p0_cas_n;
wire main_dfi_p0_cs_n;
wire main_dfi_p0_ras_n;
wire main_dfi_p0_we_n;
wire main_dfi_p0_cke;
wire main_dfi_p0_odt;
wire main_dfi_p0_reset_n;
wire main_dfi_p0_act_n;
wire [7:0] main_dfi_p0_wrdata;
wire main_dfi_p0_wrdata_en;
wire main_dfi_p0_wrdata_mask;
wire main_dfi_p0_rddata_en;
wire [7:0] main_dfi_p0_rddata;
reg main_dfi_p0_rddata_valid = 1'd0;
reg [2:0] main_rddata_en = 3'd0;
wire [12:0] main_sdram_inti_p0_address;
wire [1:0] main_sdram_inti_p0_bank;
reg main_sdram_inti_p0_cas_n = 1'd1;
reg main_sdram_inti_p0_cs_n = 1'd1;
reg main_sdram_inti_p0_ras_n = 1'd1;
reg main_sdram_inti_p0_we_n = 1'd1;
wire main_sdram_inti_p0_cke;
wire main_sdram_inti_p0_odt;
wire main_sdram_inti_p0_reset_n;
reg main_sdram_inti_p0_act_n = 1'd1;
wire [7:0] main_sdram_inti_p0_wrdata;
wire main_sdram_inti_p0_wrdata_en;
wire main_sdram_inti_p0_wrdata_mask;
wire main_sdram_inti_p0_rddata_en;
reg [7:0] main_sdram_inti_p0_rddata = 8'd0;
reg main_sdram_inti_p0_rddata_valid = 1'd0;
wire [12:0] main_sdram_slave_p0_address;
wire [1:0] main_sdram_slave_p0_bank;
wire main_sdram_slave_p0_cas_n;
wire main_sdram_slave_p0_cs_n;
wire main_sdram_slave_p0_ras_n;
wire main_sdram_slave_p0_we_n;
wire main_sdram_slave_p0_cke;
wire main_sdram_slave_p0_odt;
wire main_sdram_slave_p0_reset_n;
wire main_sdram_slave_p0_act_n;
wire [7:0] main_sdram_slave_p0_wrdata;
wire main_sdram_slave_p0_wrdata_en;
wire main_sdram_slave_p0_wrdata_mask;
wire main_sdram_slave_p0_rddata_en;
reg [7:0] main_sdram_slave_p0_rddata = 8'd0;
reg main_sdram_slave_p0_rddata_valid = 1'd0;
reg [12:0] main_sdram_master_p0_address = 13'd0;
reg [1:0] main_sdram_master_p0_bank = 2'd0;
reg main_sdram_master_p0_cas_n = 1'd1;
reg main_sdram_master_p0_cs_n = 1'd1;
reg main_sdram_master_p0_ras_n = 1'd1;
reg main_sdram_master_p0_we_n = 1'd1;
reg main_sdram_master_p0_cke = 1'd0;
reg main_sdram_master_p0_odt = 1'd0;
reg main_sdram_master_p0_reset_n = 1'd0;
reg main_sdram_master_p0_act_n = 1'd1;
reg [7:0] main_sdram_master_p0_wrdata = 8'd0;
reg main_sdram_master_p0_wrdata_en = 1'd0;
reg main_sdram_master_p0_wrdata_mask = 1'd0;
reg main_sdram_master_p0_rddata_en = 1'd0;
wire [7:0] main_sdram_master_p0_rddata;
wire main_sdram_master_p0_rddata_valid;
wire main_sdram_sel;
wire main_sdram_cke1;
wire main_sdram_odt;
wire main_sdram_reset_n;
reg [3:0] main_sdram_storage = 4'd1;
reg main_sdram_re = 1'd0;
reg [5:0] main_sdram_command_storage = 6'd0;
reg main_sdram_command_re = 1'd0;
reg main_sdram_command_issue_re = 1'd0;
wire main_sdram_command_issue_r;
reg main_sdram_command_issue_we = 1'd0;
reg main_sdram_command_issue_w = 1'd0;
reg [12:0] main_sdram_address_storage = 13'd0;
reg main_sdram_address_re = 1'd0;
reg [1:0] main_sdram_baddress_storage = 2'd0;
reg main_sdram_baddress_re = 1'd0;
reg [7:0] main_sdram_wrdata_storage = 8'd0;
reg main_sdram_wrdata_re = 1'd0;
reg [7:0] main_sdram_rddata_status = 8'd0;
wire main_sdram_rddata_we;
reg main_sdram_rddata_re = 1'd0;
wire main_sdram_interface_bank0_valid;
wire main_sdram_interface_bank0_ready;
wire main_sdram_interface_bank0_we;
wire [22:0] main_sdram_interface_bank0_addr;
wire main_sdram_interface_bank0_lock;
wire main_sdram_interface_bank0_wdata_ready;
wire main_sdram_interface_bank0_rdata_valid;
wire main_sdram_interface_bank1_valid;
wire main_sdram_interface_bank1_ready;
wire main_sdram_interface_bank1_we;
wire [22:0] main_sdram_interface_bank1_addr;
wire main_sdram_interface_bank1_lock;
wire main_sdram_interface_bank1_wdata_ready;
wire main_sdram_interface_bank1_rdata_valid;
wire main_sdram_interface_bank2_valid;
wire main_sdram_interface_bank2_ready;
wire main_sdram_interface_bank2_we;
wire [22:0] main_sdram_interface_bank2_addr;
wire main_sdram_interface_bank2_lock;
wire main_sdram_interface_bank2_wdata_ready;
wire main_sdram_interface_bank2_rdata_valid;
wire main_sdram_interface_bank3_valid;
wire main_sdram_interface_bank3_ready;
wire main_sdram_interface_bank3_we;
wire [22:0] main_sdram_interface_bank3_addr;
wire main_sdram_interface_bank3_lock;
wire main_sdram_interface_bank3_wdata_ready;
wire main_sdram_interface_bank3_rdata_valid;
reg [7:0] main_sdram_interface_wdata = 8'd0;
reg main_sdram_interface_wdata_we = 1'd0;
wire [7:0] main_sdram_interface_rdata;
reg [12:0] main_sdram_dfi_p0_address = 13'd0;
reg [1:0] main_sdram_dfi_p0_bank = 2'd0;
reg main_sdram_dfi_p0_cas_n = 1'd1;
reg main_sdram_dfi_p0_cs_n = 1'd1;
reg main_sdram_dfi_p0_ras_n = 1'd1;
reg main_sdram_dfi_p0_we_n = 1'd1;
wire main_sdram_dfi_p0_cke;
wire main_sdram_dfi_p0_odt;
wire main_sdram_dfi_p0_reset_n;
reg main_sdram_dfi_p0_act_n = 1'd1;
wire [7:0] main_sdram_dfi_p0_wrdata;
reg main_sdram_dfi_p0_wrdata_en = 1'd0;
wire main_sdram_dfi_p0_wrdata_mask;
reg main_sdram_dfi_p0_rddata_en = 1'd0;
wire [7:0] main_sdram_dfi_p0_rddata;
wire main_sdram_dfi_p0_rddata_valid;
reg main_sdram_cmd_valid = 1'd0;
reg main_sdram_cmd_ready = 1'd0;
reg main_sdram_cmd_last = 1'd0;
reg [12:0] main_sdram_cmd_payload_a = 13'd0;
reg [1:0] main_sdram_cmd_payload_ba = 2'd0;
reg main_sdram_cmd_payload_cas = 1'd0;
reg main_sdram_cmd_payload_ras = 1'd0;
reg main_sdram_cmd_payload_we = 1'd0;
reg main_sdram_cmd_payload_is_read = 1'd0;
reg main_sdram_cmd_payload_is_write = 1'd0;
wire main_sdram_wants_refresh;
wire main_sdram_timer_wait;
wire main_sdram_timer_done0;
wire [8:0] main_sdram_timer_count0;
wire main_sdram_timer_done1;
reg [8:0] main_sdram_timer_count1 = 9'd390;
wire main_sdram_postponer_req_i;
reg main_sdram_postponer_req_o = 1'd0;
reg main_sdram_postponer_count = 1'd0;
reg main_sdram_sequencer_start0 = 1'd0;
wire main_sdram_sequencer_done0;
wire main_sdram_sequencer_start1;
reg main_sdram_sequencer_done1 = 1'd0;
reg [2:0] main_sdram_sequencer_counter = 3'd0;
reg main_sdram_sequencer_count = 1'd0;
wire main_sdram_bankmachine0_req_valid;
wire main_sdram_bankmachine0_req_ready;
wire main_sdram_bankmachine0_req_we;
wire [22:0] main_sdram_bankmachine0_req_addr;
wire main_sdram_bankmachine0_req_lock;
reg main_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg main_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire main_sdram_bankmachine0_refresh_req;
reg main_sdram_bankmachine0_refresh_gnt = 1'd0;
reg main_sdram_bankmachine0_cmd_valid = 1'd0;
reg main_sdram_bankmachine0_cmd_ready = 1'd0;
reg [12:0] main_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire [1:0] main_sdram_bankmachine0_cmd_payload_ba;
reg main_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg main_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg main_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg main_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg main_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg main_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg main_sdram_bankmachine0_auto_precharge = 1'd0;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg main_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [22:0] main_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [22:0] main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [25:0] main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [25:0] main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [3:0] main_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg main_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [25:0] main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [25:0] main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [25:0] main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [22:0] main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [22:0] main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire main_sdram_bankmachine0_cmd_buffer_sink_valid;
wire main_sdram_bankmachine0_cmd_buffer_sink_ready;
wire main_sdram_bankmachine0_cmd_buffer_sink_first;
wire main_sdram_bankmachine0_cmd_buffer_sink_last;
wire main_sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [22:0] main_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
reg main_sdram_bankmachine0_cmd_buffer_source_valid = 1'd0;
wire main_sdram_bankmachine0_cmd_buffer_source_ready;
reg main_sdram_bankmachine0_cmd_buffer_source_first = 1'd0;
reg main_sdram_bankmachine0_cmd_buffer_source_last = 1'd0;
reg main_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [22:0] main_sdram_bankmachine0_cmd_buffer_source_payload_addr = 23'd0;
reg [12:0] main_sdram_bankmachine0_row = 13'd0;
reg main_sdram_bankmachine0_row_opened = 1'd0;
wire main_sdram_bankmachine0_row_hit;
reg main_sdram_bankmachine0_row_open = 1'd0;
reg main_sdram_bankmachine0_row_close = 1'd0;
reg main_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire main_sdram_bankmachine0_twtpcon_valid;
reg main_sdram_bankmachine0_twtpcon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine0_twtpcon_count = 2'd0;
wire main_sdram_bankmachine0_trccon_valid;
reg main_sdram_bankmachine0_trccon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine0_trccon_count = 2'd0;
wire main_sdram_bankmachine0_trascon_valid;
reg main_sdram_bankmachine0_trascon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine0_trascon_count = 2'd0;
wire main_sdram_bankmachine1_req_valid;
wire main_sdram_bankmachine1_req_ready;
wire main_sdram_bankmachine1_req_we;
wire [22:0] main_sdram_bankmachine1_req_addr;
wire main_sdram_bankmachine1_req_lock;
reg main_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg main_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire main_sdram_bankmachine1_refresh_req;
reg main_sdram_bankmachine1_refresh_gnt = 1'd0;
reg main_sdram_bankmachine1_cmd_valid = 1'd0;
reg main_sdram_bankmachine1_cmd_ready = 1'd0;
reg [12:0] main_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire [1:0] main_sdram_bankmachine1_cmd_payload_ba;
reg main_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg main_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg main_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg main_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg main_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg main_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg main_sdram_bankmachine1_auto_precharge = 1'd0;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg main_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [22:0] main_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [22:0] main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [25:0] main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [25:0] main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [3:0] main_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg main_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [25:0] main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [25:0] main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [25:0] main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [22:0] main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [22:0] main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire main_sdram_bankmachine1_cmd_buffer_sink_valid;
wire main_sdram_bankmachine1_cmd_buffer_sink_ready;
wire main_sdram_bankmachine1_cmd_buffer_sink_first;
wire main_sdram_bankmachine1_cmd_buffer_sink_last;
wire main_sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [22:0] main_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
reg main_sdram_bankmachine1_cmd_buffer_source_valid = 1'd0;
wire main_sdram_bankmachine1_cmd_buffer_source_ready;
reg main_sdram_bankmachine1_cmd_buffer_source_first = 1'd0;
reg main_sdram_bankmachine1_cmd_buffer_source_last = 1'd0;
reg main_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [22:0] main_sdram_bankmachine1_cmd_buffer_source_payload_addr = 23'd0;
reg [12:0] main_sdram_bankmachine1_row = 13'd0;
reg main_sdram_bankmachine1_row_opened = 1'd0;
wire main_sdram_bankmachine1_row_hit;
reg main_sdram_bankmachine1_row_open = 1'd0;
reg main_sdram_bankmachine1_row_close = 1'd0;
reg main_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire main_sdram_bankmachine1_twtpcon_valid;
reg main_sdram_bankmachine1_twtpcon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine1_twtpcon_count = 2'd0;
wire main_sdram_bankmachine1_trccon_valid;
reg main_sdram_bankmachine1_trccon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine1_trccon_count = 2'd0;
wire main_sdram_bankmachine1_trascon_valid;
reg main_sdram_bankmachine1_trascon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine1_trascon_count = 2'd0;
wire main_sdram_bankmachine2_req_valid;
wire main_sdram_bankmachine2_req_ready;
wire main_sdram_bankmachine2_req_we;
wire [22:0] main_sdram_bankmachine2_req_addr;
wire main_sdram_bankmachine2_req_lock;
reg main_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg main_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire main_sdram_bankmachine2_refresh_req;
reg main_sdram_bankmachine2_refresh_gnt = 1'd0;
reg main_sdram_bankmachine2_cmd_valid = 1'd0;
reg main_sdram_bankmachine2_cmd_ready = 1'd0;
reg [12:0] main_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire [1:0] main_sdram_bankmachine2_cmd_payload_ba;
reg main_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg main_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg main_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg main_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg main_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg main_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg main_sdram_bankmachine2_auto_precharge = 1'd0;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg main_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [22:0] main_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [22:0] main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [25:0] main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [25:0] main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [3:0] main_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg main_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [25:0] main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [25:0] main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [25:0] main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [22:0] main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [22:0] main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire main_sdram_bankmachine2_cmd_buffer_sink_valid;
wire main_sdram_bankmachine2_cmd_buffer_sink_ready;
wire main_sdram_bankmachine2_cmd_buffer_sink_first;
wire main_sdram_bankmachine2_cmd_buffer_sink_last;
wire main_sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [22:0] main_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
reg main_sdram_bankmachine2_cmd_buffer_source_valid = 1'd0;
wire main_sdram_bankmachine2_cmd_buffer_source_ready;
reg main_sdram_bankmachine2_cmd_buffer_source_first = 1'd0;
reg main_sdram_bankmachine2_cmd_buffer_source_last = 1'd0;
reg main_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [22:0] main_sdram_bankmachine2_cmd_buffer_source_payload_addr = 23'd0;
reg [12:0] main_sdram_bankmachine2_row = 13'd0;
reg main_sdram_bankmachine2_row_opened = 1'd0;
wire main_sdram_bankmachine2_row_hit;
reg main_sdram_bankmachine2_row_open = 1'd0;
reg main_sdram_bankmachine2_row_close = 1'd0;
reg main_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire main_sdram_bankmachine2_twtpcon_valid;
reg main_sdram_bankmachine2_twtpcon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine2_twtpcon_count = 2'd0;
wire main_sdram_bankmachine2_trccon_valid;
reg main_sdram_bankmachine2_trccon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine2_trccon_count = 2'd0;
wire main_sdram_bankmachine2_trascon_valid;
reg main_sdram_bankmachine2_trascon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine2_trascon_count = 2'd0;
wire main_sdram_bankmachine3_req_valid;
wire main_sdram_bankmachine3_req_ready;
wire main_sdram_bankmachine3_req_we;
wire [22:0] main_sdram_bankmachine3_req_addr;
wire main_sdram_bankmachine3_req_lock;
reg main_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg main_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire main_sdram_bankmachine3_refresh_req;
reg main_sdram_bankmachine3_refresh_gnt = 1'd0;
reg main_sdram_bankmachine3_cmd_valid = 1'd0;
reg main_sdram_bankmachine3_cmd_ready = 1'd0;
reg [12:0] main_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire [1:0] main_sdram_bankmachine3_cmd_payload_ba;
reg main_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg main_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg main_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg main_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg main_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg main_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg main_sdram_bankmachine3_auto_precharge = 1'd0;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg main_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [22:0] main_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [22:0] main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [25:0] main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [25:0] main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [3:0] main_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg main_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [25:0] main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [25:0] main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [25:0] main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [22:0] main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [22:0] main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire main_sdram_bankmachine3_cmd_buffer_sink_valid;
wire main_sdram_bankmachine3_cmd_buffer_sink_ready;
wire main_sdram_bankmachine3_cmd_buffer_sink_first;
wire main_sdram_bankmachine3_cmd_buffer_sink_last;
wire main_sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [22:0] main_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
reg main_sdram_bankmachine3_cmd_buffer_source_valid = 1'd0;
wire main_sdram_bankmachine3_cmd_buffer_source_ready;
reg main_sdram_bankmachine3_cmd_buffer_source_first = 1'd0;
reg main_sdram_bankmachine3_cmd_buffer_source_last = 1'd0;
reg main_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [22:0] main_sdram_bankmachine3_cmd_buffer_source_payload_addr = 23'd0;
reg [12:0] main_sdram_bankmachine3_row = 13'd0;
reg main_sdram_bankmachine3_row_opened = 1'd0;
wire main_sdram_bankmachine3_row_hit;
reg main_sdram_bankmachine3_row_open = 1'd0;
reg main_sdram_bankmachine3_row_close = 1'd0;
reg main_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire main_sdram_bankmachine3_twtpcon_valid;
reg main_sdram_bankmachine3_twtpcon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine3_twtpcon_count = 2'd0;
wire main_sdram_bankmachine3_trccon_valid;
reg main_sdram_bankmachine3_trccon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine3_trccon_count = 2'd0;
wire main_sdram_bankmachine3_trascon_valid;
reg main_sdram_bankmachine3_trascon_ready = 1'd0;
reg [1:0] main_sdram_bankmachine3_trascon_count = 2'd0;
wire main_sdram_ras_allowed;
wire main_sdram_cas_allowed;
reg main_sdram_choose_cmd_want_reads = 1'd0;
reg main_sdram_choose_cmd_want_writes = 1'd0;
reg main_sdram_choose_cmd_want_cmds = 1'd0;
reg main_sdram_choose_cmd_want_activates = 1'd0;
wire main_sdram_choose_cmd_cmd_valid;
reg main_sdram_choose_cmd_cmd_ready = 1'd0;
wire [12:0] main_sdram_choose_cmd_cmd_payload_a;
wire [1:0] main_sdram_choose_cmd_cmd_payload_ba;
reg main_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg main_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg main_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire main_sdram_choose_cmd_cmd_payload_is_cmd;
wire main_sdram_choose_cmd_cmd_payload_is_read;
wire main_sdram_choose_cmd_cmd_payload_is_write;
reg [3:0] main_sdram_choose_cmd_valids = 4'd0;
wire [3:0] main_sdram_choose_cmd_request;
reg [1:0] main_sdram_choose_cmd_grant = 2'd0;
wire main_sdram_choose_cmd_ce;
reg main_sdram_choose_req_want_reads = 1'd0;
reg main_sdram_choose_req_want_writes = 1'd0;
wire main_sdram_choose_req_want_cmds;
reg main_sdram_choose_req_want_activates = 1'd0;
wire main_sdram_choose_req_cmd_valid;
reg main_sdram_choose_req_cmd_ready = 1'd0;
wire [12:0] main_sdram_choose_req_cmd_payload_a;
wire [1:0] main_sdram_choose_req_cmd_payload_ba;
reg main_sdram_choose_req_cmd_payload_cas = 1'd0;
reg main_sdram_choose_req_cmd_payload_ras = 1'd0;
reg main_sdram_choose_req_cmd_payload_we = 1'd0;
wire main_sdram_choose_req_cmd_payload_is_cmd;
wire main_sdram_choose_req_cmd_payload_is_read;
wire main_sdram_choose_req_cmd_payload_is_write;
reg [3:0] main_sdram_choose_req_valids = 4'd0;
wire [3:0] main_sdram_choose_req_request;
reg [1:0] main_sdram_choose_req_grant = 2'd0;
wire main_sdram_choose_req_ce;
reg [12:0] main_sdram_nop_a = 13'd0;
reg [1:0] main_sdram_nop_ba = 2'd0;
reg [1:0] main_sdram_steerer_sel = 2'd0;
reg main_sdram_steerer0 = 1'd1;
reg main_sdram_steerer1 = 1'd1;
wire main_sdram_trrdcon_valid;
reg main_sdram_trrdcon_ready = 1'd0;
reg main_sdram_trrdcon_count = 1'd0;
wire main_sdram_tfawcon_valid;
reg main_sdram_tfawcon_ready = 1'd1;
wire main_sdram_tccdcon_valid;
reg main_sdram_tccdcon_ready = 1'd0;
reg main_sdram_tccdcon_count = 1'd0;
wire main_sdram_twtrcon_valid;
reg main_sdram_twtrcon_ready = 1'd0;
reg [2:0] main_sdram_twtrcon_count = 3'd0;
wire main_sdram_read_available;
wire main_sdram_write_available;
reg main_sdram_en0 = 1'd0;
wire main_sdram_max_time0;
reg [4:0] main_sdram_time0 = 5'd0;
reg main_sdram_en1 = 1'd0;
wire main_sdram_max_time1;
reg [3:0] main_sdram_time1 = 4'd0;
wire main_sdram_go_to_refresh;
reg main_port_cmd_valid = 1'd0;
wire main_port_cmd_ready;
reg main_port_cmd_payload_we = 1'd0;
reg [24:0] main_port_cmd_payload_addr = 25'd0;
wire main_port_wdata_valid;
wire main_port_wdata_ready;
wire main_port_wdata_first;
wire main_port_wdata_last;
wire [7:0] main_port_wdata_payload_data;
wire main_port_wdata_payload_we;
wire main_port_rdata_valid;
wire main_port_rdata_ready;
reg main_port_rdata_first = 1'd0;
reg main_port_rdata_last = 1'd0;
wire [7:0] main_port_rdata_payload_data;
wire [29:0] main_wb_sdram_adr;
wire [31:0] main_wb_sdram_dat_w;
reg [31:0] main_wb_sdram_dat_r = 32'd0;
wire [3:0] main_wb_sdram_sel;
wire main_wb_sdram_cyc;
wire main_wb_sdram_stb;
reg main_wb_sdram_ack = 1'd0;
wire main_wb_sdram_we;
wire [2:0] main_wb_sdram_cti;
wire [1:0] main_wb_sdram_bte;
reg main_wb_sdram_err = 1'd0;
wire [29:0] main_interface_adr;
wire [127:0] main_interface_dat_w;
reg [127:0] main_interface_dat_r = 128'd0;
wire [15:0] main_interface_sel;
reg main_interface_cyc = 1'd0;
reg main_interface_stb = 1'd0;
reg main_interface_ack = 1'd0;
reg main_interface_we = 1'd0;
wire [5:0] main_data_port_adr;
wire [127:0] main_data_port_dat_r;
reg [15:0] main_data_port_we = 16'd0;
reg [127:0] main_data_port_dat_w = 128'd0;
reg main_write_from_slave = 1'd0;
reg [1:0] main_adr_offset_r = 2'd0;
wire [5:0] main_tag_port_adr;
wire [26:0] main_tag_port_dat_r;
reg main_tag_port_we = 1'd0;
wire [26:0] main_tag_port_dat_w;
wire [25:0] main_tag_do_tag;
wire main_tag_do_dirty;
wire [25:0] main_tag_di_tag;
reg main_tag_di_dirty = 1'd0;
reg main_word_clr = 1'd0;
reg main_word_inc = 1'd0;
wire main_wishbone_bridge_flush;
reg main_wishbone_bridge_cmd_valid = 1'd0;
reg main_wishbone_bridge_cmd_ready = 1'd0;
wire main_wishbone_bridge_cmd_last;
wire main_wishbone_bridge_cmd_payload_we;
wire [20:0] main_wishbone_bridge_cmd_payload_addr;
reg main_wishbone_bridge_wdata_valid = 1'd0;
wire main_wishbone_bridge_wdata_ready;
reg main_wishbone_bridge_wdata_first = 1'd0;
reg main_wishbone_bridge_wdata_last = 1'd0;
wire [127:0] main_wishbone_bridge_wdata_payload_data;
wire [15:0] main_wishbone_bridge_wdata_payload_we;
wire main_wishbone_bridge_rdata_valid;
wire main_wishbone_bridge_rdata_ready;
wire main_wishbone_bridge_rdata_first;
wire main_wishbone_bridge_rdata_last;
wire [127:0] main_wishbone_bridge_rdata_payload_data;
reg [3:0] main_wishbone_bridge_count = 4'd0;
wire main_wishbone_bridge_wdata_converter_sink_valid;
wire main_wishbone_bridge_wdata_converter_sink_ready;
wire main_wishbone_bridge_wdata_converter_sink_first;
wire main_wishbone_bridge_wdata_converter_sink_last;
wire [127:0] main_wishbone_bridge_wdata_converter_sink_payload_data;
wire [15:0] main_wishbone_bridge_wdata_converter_sink_payload_we;
wire main_wishbone_bridge_wdata_converter_source_valid;
wire main_wishbone_bridge_wdata_converter_source_ready;
wire main_wishbone_bridge_wdata_converter_source_first;
wire main_wishbone_bridge_wdata_converter_source_last;
wire [7:0] main_wishbone_bridge_wdata_converter_source_payload_data;
wire main_wishbone_bridge_wdata_converter_source_payload_we;
wire main_wishbone_bridge_wdata_converter_converter_sink_valid;
wire main_wishbone_bridge_wdata_converter_converter_sink_ready;
wire main_wishbone_bridge_wdata_converter_converter_sink_first;
wire main_wishbone_bridge_wdata_converter_converter_sink_last;
reg [143:0] main_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'd0;
wire main_wishbone_bridge_wdata_converter_converter_source_valid;
wire main_wishbone_bridge_wdata_converter_converter_source_ready;
wire main_wishbone_bridge_wdata_converter_converter_source_first;
wire main_wishbone_bridge_wdata_converter_converter_source_last;
reg [8:0] main_wishbone_bridge_wdata_converter_converter_source_payload_data = 9'd0;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count;
reg [3:0] main_wishbone_bridge_wdata_converter_converter_mux = 4'd0;
wire main_wishbone_bridge_wdata_converter_converter_first;
wire main_wishbone_bridge_wdata_converter_converter_last;
wire main_wishbone_bridge_wdata_converter_source_source_valid;
wire main_wishbone_bridge_wdata_converter_source_source_ready;
wire main_wishbone_bridge_wdata_converter_source_source_first;
wire main_wishbone_bridge_wdata_converter_source_source_last;
wire [8:0] main_wishbone_bridge_wdata_converter_source_source_payload_data;
wire main_wishbone_bridge_rdata_converter_sink_valid;
wire main_wishbone_bridge_rdata_converter_sink_ready;
wire main_wishbone_bridge_rdata_converter_sink_first;
wire main_wishbone_bridge_rdata_converter_sink_last;
wire [7:0] main_wishbone_bridge_rdata_converter_sink_payload_data;
wire main_wishbone_bridge_rdata_converter_source_valid;
wire main_wishbone_bridge_rdata_converter_source_ready;
wire main_wishbone_bridge_rdata_converter_source_first;
wire main_wishbone_bridge_rdata_converter_source_last;
reg [127:0] main_wishbone_bridge_rdata_converter_source_payload_data = 128'd0;
wire main_wishbone_bridge_rdata_converter_converter_sink_valid;
wire main_wishbone_bridge_rdata_converter_converter_sink_ready;
wire main_wishbone_bridge_rdata_converter_converter_sink_first;
wire main_wishbone_bridge_rdata_converter_converter_sink_last;
wire [7:0] main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
wire main_wishbone_bridge_rdata_converter_converter_source_valid;
wire main_wishbone_bridge_rdata_converter_converter_source_ready;
reg main_wishbone_bridge_rdata_converter_converter_source_first = 1'd0;
reg main_wishbone_bridge_rdata_converter_converter_source_last = 1'd0;
reg [127:0] main_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'd0;
reg [4:0] main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 5'd0;
reg [3:0] main_wishbone_bridge_rdata_converter_converter_demux = 4'd0;
wire main_wishbone_bridge_rdata_converter_converter_load_part;
reg main_wishbone_bridge_rdata_converter_converter_strobe_all = 1'd0;
wire main_wishbone_bridge_rdata_converter_source_source_valid;
wire main_wishbone_bridge_rdata_converter_source_source_ready;
wire main_wishbone_bridge_rdata_converter_source_source_first;
wire main_wishbone_bridge_rdata_converter_source_source_last;
wire [127:0] main_wishbone_bridge_rdata_converter_source_source_payload_data;
reg main_wishbone_bridge_aborted = 1'd0;
reg main_wishbone_bridge_is_ongoing = 1'd0;
reg builder_uartwishbonebridge_rs232phytx_state = 1'd0;
reg builder_uartwishbonebridge_rs232phytx_next_state = 1'd0;
reg [3:0] main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 = 4'd0;
reg main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0 = 1'd0;
reg main_serial_tx_subfragments_rs232phytx_next_value1 = 1'd0;
reg main_serial_tx_subfragments_rs232phytx_next_value_ce1 = 1'd0;
reg [7:0] main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 = 8'd0;
reg main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2 = 1'd0;
reg builder_uartwishbonebridge_rs232phyrx_state = 1'd0;
reg builder_uartwishbonebridge_rs232phyrx_next_state = 1'd0;
reg [3:0] main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 = 4'd0;
reg main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0 = 1'd0;
reg [7:0] main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 = 8'd0;
reg main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1 = 1'd0;
reg [2:0] builder_uartwishbonebridge_state = 3'd0;
reg [2:0] builder_uartwishbonebridge_next_state = 3'd0;
reg [1:0] main_uart_bridge_bytes_count_subfragments_next_value0 = 2'd0;
reg main_uart_bridge_bytes_count_subfragments_next_value_ce0 = 1'd0;
reg [7:0] main_uart_bridge_words_count_subfragments_next_value1 = 8'd0;
reg main_uart_bridge_words_count_subfragments_next_value_ce1 = 1'd0;
reg [7:0] main_uart_bridge_cmd_subfragments_next_value2 = 8'd0;
reg main_uart_bridge_cmd_subfragments_next_value_ce2 = 1'd0;
reg [7:0] main_uart_bridge_length_subfragments_next_value3 = 8'd0;
reg main_uart_bridge_length_subfragments_next_value_ce3 = 1'd0;
reg [31:0] main_uart_bridge_address_subfragments_next_value4 = 32'd0;
reg main_uart_bridge_address_subfragments_next_value_ce4 = 1'd0;
reg main_uart_bridge_incr_subfragments_next_value5 = 1'd0;
reg main_uart_bridge_incr_subfragments_next_value_ce5 = 1'd0;
reg [31:0] main_uart_bridge_data_subfragments_next_value6 = 32'd0;
reg main_uart_bridge_data_subfragments_next_value_ce6 = 1'd0;
reg [1:0] builder_refresher_state = 2'd0;
reg [1:0] builder_refresher_next_state = 2'd0;
reg [2:0] builder_bankmachine0_state = 3'd0;
reg [2:0] builder_bankmachine0_next_state = 3'd0;
reg [2:0] builder_bankmachine1_state = 3'd0;
reg [2:0] builder_bankmachine1_next_state = 3'd0;
reg [2:0] builder_bankmachine2_state = 3'd0;
reg [2:0] builder_bankmachine2_next_state = 3'd0;
reg [2:0] builder_bankmachine3_state = 3'd0;
reg [2:0] builder_bankmachine3_next_state = 3'd0;
reg [2:0] builder_multiplexer_state = 3'd0;
reg [2:0] builder_multiplexer_next_state = 3'd0;
wire builder_roundrobin0_request;
wire builder_roundrobin0_grant;
wire builder_roundrobin0_ce;
wire builder_roundrobin1_request;
wire builder_roundrobin1_grant;
wire builder_roundrobin1_ce;
wire builder_roundrobin2_request;
wire builder_roundrobin2_grant;
wire builder_roundrobin2_ce;
wire builder_roundrobin3_request;
wire builder_roundrobin3_grant;
wire builder_roundrobin3_ce;
reg builder_locked0 = 1'd0;
reg builder_locked1 = 1'd0;
reg builder_locked2 = 1'd0;
reg builder_locked3 = 1'd0;
reg builder_new_master_wdata_ready = 1'd0;
reg builder_new_master_rdata_valid0 = 1'd0;
reg builder_new_master_rdata_valid1 = 1'd0;
reg builder_new_master_rdata_valid2 = 1'd0;
reg builder_new_master_rdata_valid3 = 1'd0;
reg [1:0] builder_fullmemorywe_state = 2'd0;
reg [1:0] builder_fullmemorywe_next_state = 2'd0;
reg builder_litedramnativeportconverter_state = 1'd0;
reg builder_litedramnativeportconverter_next_state = 1'd0;
reg [3:0] main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value = 4'd0;
reg main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce = 1'd0;
reg [1:0] builder_fsm_state = 2'd0;
reg [1:0] builder_fsm_next_state = 2'd0;
reg main_wishbone_bridge_aborted_subfragments_fsm_next_value = 1'd0;
reg main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce = 1'd0;
reg [13:0] builder_basesoc_adr = 14'd0;
reg builder_basesoc_we = 1'd0;
reg [31:0] builder_basesoc_dat_w = 32'd0;
wire [31:0] builder_basesoc_dat_r;
wire [29:0] builder_basesoc_wishbone_adr;
wire [31:0] builder_basesoc_wishbone_dat_w;
reg [31:0] builder_basesoc_wishbone_dat_r = 32'd0;
wire [3:0] builder_basesoc_wishbone_sel;
wire builder_basesoc_wishbone_cyc;
wire builder_basesoc_wishbone_stb;
reg builder_basesoc_wishbone_ack = 1'd0;
wire builder_basesoc_wishbone_we;
wire [2:0] builder_basesoc_wishbone_cti;
wire [1:0] builder_basesoc_wishbone_bte;
reg builder_basesoc_wishbone_err = 1'd0;
wire [29:0] builder_shared_adr;
wire [31:0] builder_shared_dat_w;
reg [31:0] builder_shared_dat_r = 32'd0;
wire [3:0] builder_shared_sel;
wire builder_shared_cyc;
wire builder_shared_stb;
reg builder_shared_ack = 1'd0;
wire builder_shared_we;
wire [2:0] builder_shared_cti;
wire [1:0] builder_shared_bte;
wire builder_shared_err;
wire [2:0] builder_request;
reg [1:0] builder_grant = 2'd0;
reg [3:0] builder_slave_sel = 4'd0;
reg [3:0] builder_slave_sel_r = 4'd0;
reg builder_error = 1'd0;
wire builder_wait;
wire builder_done;
reg [19:0] builder_count = 20'd1000000;
wire [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
wire builder_csr_bankarray_interface0_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
wire builder_csr_bankarray_csrbank0_sel;
wire [13:0] builder_csr_bankarray_sram_bus_adr;
wire builder_csr_bankarray_sram_bus_we;
wire [31:0] builder_csr_bankarray_sram_bus_dat_w;
reg [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire [5:0] builder_csr_bankarray_adr;
wire [7:0] builder_csr_bankarray_dat_r;
wire builder_csr_bankarray_sel;
reg builder_csr_bankarray_sel_r = 1'd0;
wire [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
wire builder_csr_bankarray_interface1_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank1_out0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank1_out0_r;
reg builder_csr_bankarray_csrbank1_out0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank1_out0_w;
wire builder_csr_bankarray_csrbank1_sel;
wire [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
wire builder_csr_bankarray_interface2_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank2_dfii_control0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank2_dfii_control0_r;
reg builder_csr_bankarray_csrbank2_dfii_control0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank2_dfii_control0_w;
reg builder_csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'd0;
wire [5:0] builder_csr_bankarray_csrbank2_dfii_pi0_command0_r;
reg builder_csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'd0;
wire [5:0] builder_csr_bankarray_csrbank2_dfii_pi0_command0_w;
reg builder_csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'd0;
wire [12:0] builder_csr_bankarray_csrbank2_dfii_pi0_address0_r;
reg builder_csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'd0;
wire [12:0] builder_csr_bankarray_csrbank2_dfii_pi0_address0_w;
reg builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_r;
reg builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_w;
reg builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'd0;
wire [7:0] builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_r;
reg builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'd0;
wire [7:0] builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_w;
reg builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'd0;
wire [7:0] builder_csr_bankarray_csrbank2_dfii_pi0_rddata_r;
reg builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'd0;
wire [7:0] builder_csr_bankarray_csrbank2_dfii_pi0_rddata_w;
wire builder_csr_bankarray_csrbank2_sel;
wire [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
wire builder_csr_bankarray_interface3_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank3_bitbang0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank3_bitbang0_r;
reg builder_csr_bankarray_csrbank3_bitbang0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank3_bitbang0_w;
reg builder_csr_bankarray_csrbank3_miso_re = 1'd0;
wire builder_csr_bankarray_csrbank3_miso_r;
reg builder_csr_bankarray_csrbank3_miso_we = 1'd0;
wire builder_csr_bankarray_csrbank3_miso_w;
reg builder_csr_bankarray_csrbank3_bitbang_en0_re = 1'd0;
wire builder_csr_bankarray_csrbank3_bitbang_en0_r;
reg builder_csr_bankarray_csrbank3_bitbang_en0_we = 1'd0;
wire builder_csr_bankarray_csrbank3_bitbang_en0_w;
wire builder_csr_bankarray_csrbank3_sel;
wire [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
wire builder_csr_bankarray_interface4_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank4_load0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank4_load0_r;
reg builder_csr_bankarray_csrbank4_load0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank4_load0_w;
reg builder_csr_bankarray_csrbank4_reload0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank4_reload0_r;
reg builder_csr_bankarray_csrbank4_reload0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank4_reload0_w;
reg builder_csr_bankarray_csrbank4_en0_re = 1'd0;
wire builder_csr_bankarray_csrbank4_en0_r;
reg builder_csr_bankarray_csrbank4_en0_we = 1'd0;
wire builder_csr_bankarray_csrbank4_en0_w;
reg builder_csr_bankarray_csrbank4_update_value0_re = 1'd0;
wire builder_csr_bankarray_csrbank4_update_value0_r;
reg builder_csr_bankarray_csrbank4_update_value0_we = 1'd0;
wire builder_csr_bankarray_csrbank4_update_value0_w;
reg builder_csr_bankarray_csrbank4_value_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank4_value_r;
reg builder_csr_bankarray_csrbank4_value_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank4_value_w;
reg builder_csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire builder_csr_bankarray_csrbank4_ev_status_r;
reg builder_csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire builder_csr_bankarray_csrbank4_ev_status_w;
reg builder_csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire builder_csr_bankarray_csrbank4_ev_pending_r;
reg builder_csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire builder_csr_bankarray_csrbank4_ev_pending_w;
reg builder_csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire builder_csr_bankarray_csrbank4_ev_enable0_r;
reg builder_csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire builder_csr_bankarray_csrbank4_ev_enable0_w;
wire builder_csr_bankarray_csrbank4_sel;
wire [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
wire builder_csr_bankarray_interface5_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank5_txfull_re = 1'd0;
wire builder_csr_bankarray_csrbank5_txfull_r;
reg builder_csr_bankarray_csrbank5_txfull_we = 1'd0;
wire builder_csr_bankarray_csrbank5_txfull_w;
reg builder_csr_bankarray_csrbank5_rxempty_re = 1'd0;
wire builder_csr_bankarray_csrbank5_rxempty_r;
reg builder_csr_bankarray_csrbank5_rxempty_we = 1'd0;
wire builder_csr_bankarray_csrbank5_rxempty_w;
reg builder_csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_ev_status_r;
reg builder_csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_ev_status_w;
reg builder_csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_ev_pending_r;
reg builder_csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_ev_pending_w;
reg builder_csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_ev_enable0_r;
reg builder_csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_ev_enable0_w;
reg builder_csr_bankarray_csrbank5_txempty_re = 1'd0;
wire builder_csr_bankarray_csrbank5_txempty_r;
reg builder_csr_bankarray_csrbank5_txempty_we = 1'd0;
wire builder_csr_bankarray_csrbank5_txempty_w;
reg builder_csr_bankarray_csrbank5_rxfull_re = 1'd0;
wire builder_csr_bankarray_csrbank5_rxfull_r;
reg builder_csr_bankarray_csrbank5_rxfull_we = 1'd0;
wire builder_csr_bankarray_csrbank5_rxfull_w;
reg builder_csr_bankarray_csrbank5_xover_txfull_re = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_txfull_r;
reg builder_csr_bankarray_csrbank5_xover_txfull_we = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_txfull_w;
reg builder_csr_bankarray_csrbank5_xover_rxempty_re = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_rxempty_r;
reg builder_csr_bankarray_csrbank5_xover_rxempty_we = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_rxempty_w;
reg builder_csr_bankarray_csrbank5_xover_ev_status_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_xover_ev_status_r;
reg builder_csr_bankarray_csrbank5_xover_ev_status_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_xover_ev_status_w;
reg builder_csr_bankarray_csrbank5_xover_ev_pending_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_xover_ev_pending_r;
reg builder_csr_bankarray_csrbank5_xover_ev_pending_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_xover_ev_pending_w;
reg builder_csr_bankarray_csrbank5_xover_ev_enable0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_xover_ev_enable0_r;
reg builder_csr_bankarray_csrbank5_xover_ev_enable0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank5_xover_ev_enable0_w;
reg builder_csr_bankarray_csrbank5_xover_txempty_re = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_txempty_r;
reg builder_csr_bankarray_csrbank5_xover_txempty_we = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_txempty_w;
reg builder_csr_bankarray_csrbank5_xover_rxfull_re = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_rxfull_r;
reg builder_csr_bankarray_csrbank5_xover_rxfull_we = 1'd0;
wire builder_csr_bankarray_csrbank5_xover_rxfull_w;
wire builder_csr_bankarray_csrbank5_sel;
wire [13:0] builder_csr_interconnect_adr;
wire builder_csr_interconnect_we;
wire [31:0] builder_csr_interconnect_dat_w;
wire [31:0] builder_csr_interconnect_dat_r;
reg [1:0] builder_state = 2'd0;
reg [1:0] builder_next_state = 2'd0;
reg [31:0] builder_basesoc_dat_w_basesoc_next_value0 = 32'd0;
reg builder_basesoc_dat_w_basesoc_next_value_ce0 = 1'd0;
reg [13:0] builder_basesoc_adr_basesoc_next_value1 = 14'd0;
reg builder_basesoc_adr_basesoc_next_value_ce1 = 1'd0;
reg builder_basesoc_we_basesoc_next_value2 = 1'd0;
reg builder_basesoc_we_basesoc_next_value_ce2 = 1'd0;
reg builder_rhs_array_muxed0 = 1'd0;
reg [12:0] builder_rhs_array_muxed1 = 13'd0;
reg [1:0] builder_rhs_array_muxed2 = 2'd0;
reg builder_rhs_array_muxed3 = 1'd0;
reg builder_rhs_array_muxed4 = 1'd0;
reg builder_rhs_array_muxed5 = 1'd0;
reg builder_t_array_muxed0 = 1'd0;
reg builder_t_array_muxed1 = 1'd0;
reg builder_t_array_muxed2 = 1'd0;
reg builder_rhs_array_muxed6 = 1'd0;
reg [12:0] builder_rhs_array_muxed7 = 13'd0;
reg [1:0] builder_rhs_array_muxed8 = 2'd0;
reg builder_rhs_array_muxed9 = 1'd0;
reg builder_rhs_array_muxed10 = 1'd0;
reg builder_rhs_array_muxed11 = 1'd0;
reg builder_t_array_muxed3 = 1'd0;
reg builder_t_array_muxed4 = 1'd0;
reg builder_t_array_muxed5 = 1'd0;
reg [22:0] builder_rhs_array_muxed12 = 23'd0;
reg builder_rhs_array_muxed13 = 1'd0;
reg builder_rhs_array_muxed14 = 1'd0;
reg [22:0] builder_rhs_array_muxed15 = 23'd0;
reg builder_rhs_array_muxed16 = 1'd0;
reg builder_rhs_array_muxed17 = 1'd0;
reg [22:0] builder_rhs_array_muxed18 = 23'd0;
reg builder_rhs_array_muxed19 = 1'd0;
reg builder_rhs_array_muxed20 = 1'd0;
reg [22:0] builder_rhs_array_muxed21 = 23'd0;
reg builder_rhs_array_muxed22 = 1'd0;
reg builder_rhs_array_muxed23 = 1'd0;
reg [29:0] builder_rhs_array_muxed24 = 30'd0;
reg [31:0] builder_rhs_array_muxed25 = 32'd0;
reg [3:0] builder_rhs_array_muxed26 = 4'd0;
reg builder_rhs_array_muxed27 = 1'd0;
reg builder_rhs_array_muxed28 = 1'd0;
reg builder_rhs_array_muxed29 = 1'd0;
reg [2:0] builder_rhs_array_muxed30 = 3'd0;
reg [1:0] builder_rhs_array_muxed31 = 2'd0;
reg [1:0] builder_array_muxed0 = 2'd0;
reg [12:0] builder_array_muxed1 = 13'd0;
reg builder_array_muxed2 = 1'd0;
reg builder_array_muxed3 = 1'd0;
reg builder_array_muxed4 = 1'd0;
reg builder_array_muxed5 = 1'd0;
reg builder_array_muxed6 = 1'd0;
wire builder_rst1;
reg builder_regs0 = 1'd0;
reg builder_regs1 = 1'd0;

assign main_basesoc_serv_reset = (main_basesoc_soc_rst | main_basesoc_cpu_rst);
assign main_crg_rst = main_basesoc_soc_rst;
assign main_basesoc_bus_error = builder_error;
assign main_basesoc_bus_errors_status = main_basesoc_bus_errors;
assign main_basesoc_serv_ibus_stb = main_basesoc_serv_ibus_cyc;
assign main_basesoc_serv_ibus_sel = 4'd15;
assign main_basesoc_serv_dbus_stb = main_basesoc_serv_dbus_cyc;
always @(*) begin
	main_basesoc_we <= 4'd0;
	main_basesoc_we[0] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[0]);
	main_basesoc_we[1] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[1]);
	main_basesoc_we[2] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[2]);
	main_basesoc_we[3] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[3]);
end
assign main_basesoc_adr = main_basesoc_ram_bus_adr[8:0];
assign main_basesoc_ram_bus_dat_r = main_basesoc_dat_r;
assign main_basesoc_dat_w = main_basesoc_ram_bus_dat_w;
assign main_basesoc_uartcrossover_tx_fifo_sink_valid = main_basesoc_uartcrossover_rxtx_re;
assign main_basesoc_uartcrossover_tx_fifo_sink_payload_data = main_basesoc_uartcrossover_rxtx_r;
assign main_basesoc_uartcrossover_uartcrossover_source_valid = main_basesoc_uartcrossover_tx_fifo_source_valid;
assign main_basesoc_uartcrossover_tx_fifo_source_ready = main_basesoc_uartcrossover_uartcrossover_source_ready;
assign main_basesoc_uartcrossover_uartcrossover_source_first = main_basesoc_uartcrossover_tx_fifo_source_first;
assign main_basesoc_uartcrossover_uartcrossover_source_last = main_basesoc_uartcrossover_tx_fifo_source_last;
assign main_basesoc_uartcrossover_uartcrossover_source_payload_data = main_basesoc_uartcrossover_tx_fifo_source_payload_data;
assign main_basesoc_uartcrossover_txfull_status = (~main_basesoc_uartcrossover_tx_fifo_sink_ready);
assign main_basesoc_uartcrossover_txempty_status = (~main_basesoc_uartcrossover_tx_fifo_source_valid);
assign main_basesoc_uartcrossover_tx_trigger = main_basesoc_uartcrossover_tx_fifo_sink_ready;
assign main_basesoc_uartcrossover_rx_fifo_sink_valid = main_basesoc_uartcrossover_uartcrossover_sink_valid;
assign main_basesoc_uartcrossover_uartcrossover_sink_ready = main_basesoc_uartcrossover_rx_fifo_sink_ready;
assign main_basesoc_uartcrossover_rx_fifo_sink_first = main_basesoc_uartcrossover_uartcrossover_sink_first;
assign main_basesoc_uartcrossover_rx_fifo_sink_last = main_basesoc_uartcrossover_uartcrossover_sink_last;
assign main_basesoc_uartcrossover_rx_fifo_sink_payload_data = main_basesoc_uartcrossover_uartcrossover_sink_payload_data;
assign main_basesoc_uartcrossover_rxtx_w = main_basesoc_uartcrossover_rx_fifo_source_payload_data;
assign main_basesoc_uartcrossover_rx_fifo_source_ready = (main_basesoc_uartcrossover_rx_clear | (1'd0 & main_basesoc_uartcrossover_rxtx_we));
assign main_basesoc_uartcrossover_rxempty_status = (~main_basesoc_uartcrossover_rx_fifo_source_valid);
assign main_basesoc_uartcrossover_rxfull_status = (~main_basesoc_uartcrossover_rx_fifo_sink_ready);
assign main_basesoc_uartcrossover_rx_trigger = main_basesoc_uartcrossover_rx_fifo_source_valid;
assign main_basesoc_xover_uart_sink_valid = main_basesoc_uartcrossover_uartcrossover_source_valid;
assign main_basesoc_uartcrossover_uartcrossover_source_ready = main_basesoc_xover_uart_sink_ready;
assign main_basesoc_xover_uart_sink_first = main_basesoc_uartcrossover_uartcrossover_source_first;
assign main_basesoc_xover_uart_sink_last = main_basesoc_uartcrossover_uartcrossover_source_last;
assign main_basesoc_xover_uart_sink_payload_data = main_basesoc_uartcrossover_uartcrossover_source_payload_data;
assign main_basesoc_uartcrossover_uartcrossover_sink_valid = main_basesoc_xover_uart_source_valid;
assign main_basesoc_xover_uart_source_ready = main_basesoc_uartcrossover_uartcrossover_sink_ready;
assign main_basesoc_uartcrossover_uartcrossover_sink_first = main_basesoc_xover_uart_source_first;
assign main_basesoc_uartcrossover_uartcrossover_sink_last = main_basesoc_xover_uart_source_last;
assign main_basesoc_uartcrossover_uartcrossover_sink_payload_data = main_basesoc_xover_uart_source_payload_data;
assign main_basesoc_uartcrossover_tx0 = main_basesoc_uartcrossover_tx_status;
assign main_basesoc_uartcrossover_tx1 = main_basesoc_uartcrossover_tx_pending;
always @(*) begin
	main_basesoc_uartcrossover_tx_clear <= 1'd0;
	if ((main_basesoc_uartcrossover_pending_re & main_basesoc_uartcrossover_pending_r[0])) begin
		main_basesoc_uartcrossover_tx_clear <= 1'd1;
	end
end
assign main_basesoc_uartcrossover_rx0 = main_basesoc_uartcrossover_rx_status;
assign main_basesoc_uartcrossover_rx1 = main_basesoc_uartcrossover_rx_pending;
always @(*) begin
	main_basesoc_uartcrossover_rx_clear <= 1'd0;
	if ((main_basesoc_uartcrossover_pending_re & main_basesoc_uartcrossover_pending_r[1])) begin
		main_basesoc_uartcrossover_rx_clear <= 1'd1;
	end
end
assign main_basesoc_uartcrossover_irq = ((main_basesoc_uartcrossover_pending_status[0] & main_basesoc_uartcrossover_enable_storage[0]) | (main_basesoc_uartcrossover_pending_status[1] & main_basesoc_uartcrossover_enable_storage[1]));
assign main_basesoc_uartcrossover_tx_status = main_basesoc_uartcrossover_tx_trigger;
assign main_basesoc_uartcrossover_rx_status = main_basesoc_uartcrossover_rx_trigger;
assign main_basesoc_uartcrossover_tx_fifo_syncfifo_din = {main_basesoc_uartcrossover_tx_fifo_fifo_in_last, main_basesoc_uartcrossover_tx_fifo_fifo_in_first, main_basesoc_uartcrossover_tx_fifo_fifo_in_payload_data};
assign {main_basesoc_uartcrossover_tx_fifo_fifo_out_last, main_basesoc_uartcrossover_tx_fifo_fifo_out_first, main_basesoc_uartcrossover_tx_fifo_fifo_out_payload_data} = main_basesoc_uartcrossover_tx_fifo_syncfifo_dout;
assign main_basesoc_uartcrossover_tx_fifo_sink_ready = main_basesoc_uartcrossover_tx_fifo_syncfifo_writable;
assign main_basesoc_uartcrossover_tx_fifo_syncfifo_we = main_basesoc_uartcrossover_tx_fifo_sink_valid;
assign main_basesoc_uartcrossover_tx_fifo_fifo_in_first = main_basesoc_uartcrossover_tx_fifo_sink_first;
assign main_basesoc_uartcrossover_tx_fifo_fifo_in_last = main_basesoc_uartcrossover_tx_fifo_sink_last;
assign main_basesoc_uartcrossover_tx_fifo_fifo_in_payload_data = main_basesoc_uartcrossover_tx_fifo_sink_payload_data;
assign main_basesoc_uartcrossover_tx_fifo_source_valid = main_basesoc_uartcrossover_tx_fifo_readable;
assign main_basesoc_uartcrossover_tx_fifo_source_first = main_basesoc_uartcrossover_tx_fifo_fifo_out_first;
assign main_basesoc_uartcrossover_tx_fifo_source_last = main_basesoc_uartcrossover_tx_fifo_fifo_out_last;
assign main_basesoc_uartcrossover_tx_fifo_source_payload_data = main_basesoc_uartcrossover_tx_fifo_fifo_out_payload_data;
assign main_basesoc_uartcrossover_tx_fifo_re = main_basesoc_uartcrossover_tx_fifo_source_ready;
assign main_basesoc_uartcrossover_tx_fifo_syncfifo_re = (main_basesoc_uartcrossover_tx_fifo_syncfifo_readable & ((~main_basesoc_uartcrossover_tx_fifo_readable) | main_basesoc_uartcrossover_tx_fifo_re));
assign main_basesoc_uartcrossover_tx_fifo_level1 = (main_basesoc_uartcrossover_tx_fifo_level0 + main_basesoc_uartcrossover_tx_fifo_readable);
always @(*) begin
	main_basesoc_uartcrossover_tx_fifo_wrport_adr <= 4'd0;
	if (main_basesoc_uartcrossover_tx_fifo_replace) begin
		main_basesoc_uartcrossover_tx_fifo_wrport_adr <= (main_basesoc_uartcrossover_tx_fifo_produce - 1'd1);
	end else begin
		main_basesoc_uartcrossover_tx_fifo_wrport_adr <= main_basesoc_uartcrossover_tx_fifo_produce;
	end
end
assign main_basesoc_uartcrossover_tx_fifo_wrport_dat_w = main_basesoc_uartcrossover_tx_fifo_syncfifo_din;
assign main_basesoc_uartcrossover_tx_fifo_wrport_we = (main_basesoc_uartcrossover_tx_fifo_syncfifo_we & (main_basesoc_uartcrossover_tx_fifo_syncfifo_writable | main_basesoc_uartcrossover_tx_fifo_replace));
assign main_basesoc_uartcrossover_tx_fifo_do_read = (main_basesoc_uartcrossover_tx_fifo_syncfifo_readable & main_basesoc_uartcrossover_tx_fifo_syncfifo_re);
assign main_basesoc_uartcrossover_tx_fifo_rdport_adr = main_basesoc_uartcrossover_tx_fifo_consume;
assign main_basesoc_uartcrossover_tx_fifo_syncfifo_dout = main_basesoc_uartcrossover_tx_fifo_rdport_dat_r;
assign main_basesoc_uartcrossover_tx_fifo_rdport_re = main_basesoc_uartcrossover_tx_fifo_do_read;
assign main_basesoc_uartcrossover_tx_fifo_syncfifo_writable = (main_basesoc_uartcrossover_tx_fifo_level0 != 5'd16);
assign main_basesoc_uartcrossover_tx_fifo_syncfifo_readable = (main_basesoc_uartcrossover_tx_fifo_level0 != 1'd0);
assign main_basesoc_uartcrossover_rx_fifo_syncfifo_din = {main_basesoc_uartcrossover_rx_fifo_fifo_in_last, main_basesoc_uartcrossover_rx_fifo_fifo_in_first, main_basesoc_uartcrossover_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_uartcrossover_rx_fifo_fifo_out_last, main_basesoc_uartcrossover_rx_fifo_fifo_out_first, main_basesoc_uartcrossover_rx_fifo_fifo_out_payload_data} = main_basesoc_uartcrossover_rx_fifo_syncfifo_dout;
assign main_basesoc_uartcrossover_rx_fifo_sink_ready = main_basesoc_uartcrossover_rx_fifo_syncfifo_writable;
assign main_basesoc_uartcrossover_rx_fifo_syncfifo_we = main_basesoc_uartcrossover_rx_fifo_sink_valid;
assign main_basesoc_uartcrossover_rx_fifo_fifo_in_first = main_basesoc_uartcrossover_rx_fifo_sink_first;
assign main_basesoc_uartcrossover_rx_fifo_fifo_in_last = main_basesoc_uartcrossover_rx_fifo_sink_last;
assign main_basesoc_uartcrossover_rx_fifo_fifo_in_payload_data = main_basesoc_uartcrossover_rx_fifo_sink_payload_data;
assign main_basesoc_uartcrossover_rx_fifo_source_valid = main_basesoc_uartcrossover_rx_fifo_readable;
assign main_basesoc_uartcrossover_rx_fifo_source_first = main_basesoc_uartcrossover_rx_fifo_fifo_out_first;
assign main_basesoc_uartcrossover_rx_fifo_source_last = main_basesoc_uartcrossover_rx_fifo_fifo_out_last;
assign main_basesoc_uartcrossover_rx_fifo_source_payload_data = main_basesoc_uartcrossover_rx_fifo_fifo_out_payload_data;
assign main_basesoc_uartcrossover_rx_fifo_re = main_basesoc_uartcrossover_rx_fifo_source_ready;
assign main_basesoc_uartcrossover_rx_fifo_syncfifo_re = (main_basesoc_uartcrossover_rx_fifo_syncfifo_readable & ((~main_basesoc_uartcrossover_rx_fifo_readable) | main_basesoc_uartcrossover_rx_fifo_re));
assign main_basesoc_uartcrossover_rx_fifo_level1 = (main_basesoc_uartcrossover_rx_fifo_level0 + main_basesoc_uartcrossover_rx_fifo_readable);
always @(*) begin
	main_basesoc_uartcrossover_rx_fifo_wrport_adr <= 4'd0;
	if (main_basesoc_uartcrossover_rx_fifo_replace) begin
		main_basesoc_uartcrossover_rx_fifo_wrport_adr <= (main_basesoc_uartcrossover_rx_fifo_produce - 1'd1);
	end else begin
		main_basesoc_uartcrossover_rx_fifo_wrport_adr <= main_basesoc_uartcrossover_rx_fifo_produce;
	end
end
assign main_basesoc_uartcrossover_rx_fifo_wrport_dat_w = main_basesoc_uartcrossover_rx_fifo_syncfifo_din;
assign main_basesoc_uartcrossover_rx_fifo_wrport_we = (main_basesoc_uartcrossover_rx_fifo_syncfifo_we & (main_basesoc_uartcrossover_rx_fifo_syncfifo_writable | main_basesoc_uartcrossover_rx_fifo_replace));
assign main_basesoc_uartcrossover_rx_fifo_do_read = (main_basesoc_uartcrossover_rx_fifo_syncfifo_readable & main_basesoc_uartcrossover_rx_fifo_syncfifo_re);
assign main_basesoc_uartcrossover_rx_fifo_rdport_adr = main_basesoc_uartcrossover_rx_fifo_consume;
assign main_basesoc_uartcrossover_rx_fifo_syncfifo_dout = main_basesoc_uartcrossover_rx_fifo_rdport_dat_r;
assign main_basesoc_uartcrossover_rx_fifo_rdport_re = main_basesoc_uartcrossover_rx_fifo_do_read;
assign main_basesoc_uartcrossover_rx_fifo_syncfifo_writable = (main_basesoc_uartcrossover_rx_fifo_level0 != 5'd16);
assign main_basesoc_uartcrossover_rx_fifo_syncfifo_readable = (main_basesoc_uartcrossover_rx_fifo_level0 != 1'd0);
assign main_basesoc_xover_tx_fifo_sink_valid = main_basesoc_xover_rxtx_re;
assign main_basesoc_xover_tx_fifo_sink_payload_data = main_basesoc_xover_rxtx_r;
assign main_basesoc_xover_uart_source_valid = main_basesoc_xover_tx_fifo_source_valid;
assign main_basesoc_xover_tx_fifo_source_ready = main_basesoc_xover_uart_source_ready;
assign main_basesoc_xover_uart_source_first = main_basesoc_xover_tx_fifo_source_first;
assign main_basesoc_xover_uart_source_last = main_basesoc_xover_tx_fifo_source_last;
assign main_basesoc_xover_uart_source_payload_data = main_basesoc_xover_tx_fifo_source_payload_data;
assign main_basesoc_xover_txfull_status = (~main_basesoc_xover_tx_fifo_sink_ready);
assign main_basesoc_xover_txempty_status = (~main_basesoc_xover_tx_fifo_source_valid);
assign main_basesoc_xover_tx_trigger = main_basesoc_xover_tx_fifo_sink_ready;
assign main_basesoc_xover_rx_fifo_sink_valid = main_basesoc_xover_uart_sink_valid;
assign main_basesoc_xover_uart_sink_ready = main_basesoc_xover_rx_fifo_sink_ready;
assign main_basesoc_xover_rx_fifo_sink_first = main_basesoc_xover_uart_sink_first;
assign main_basesoc_xover_rx_fifo_sink_last = main_basesoc_xover_uart_sink_last;
assign main_basesoc_xover_rx_fifo_sink_payload_data = main_basesoc_xover_uart_sink_payload_data;
assign main_basesoc_xover_rxtx_w = main_basesoc_xover_rx_fifo_source_payload_data;
assign main_basesoc_xover_rx_fifo_source_ready = (main_basesoc_xover_rx_clear | (1'd1 & main_basesoc_xover_rxtx_we));
assign main_basesoc_xover_rxempty_status = (~main_basesoc_xover_rx_fifo_source_valid);
assign main_basesoc_xover_rxfull_status = (~main_basesoc_xover_rx_fifo_sink_ready);
assign main_basesoc_xover_rx_trigger = main_basesoc_xover_rx_fifo_source_valid;
assign main_basesoc_xover_tx0 = main_basesoc_xover_tx_status;
assign main_basesoc_xover_tx1 = main_basesoc_xover_tx_pending;
always @(*) begin
	main_basesoc_xover_tx_clear <= 1'd0;
	if ((main_basesoc_xover_pending_re & main_basesoc_xover_pending_r[0])) begin
		main_basesoc_xover_tx_clear <= 1'd1;
	end
end
assign main_basesoc_xover_rx0 = main_basesoc_xover_rx_status;
assign main_basesoc_xover_rx1 = main_basesoc_xover_rx_pending;
always @(*) begin
	main_basesoc_xover_rx_clear <= 1'd0;
	if ((main_basesoc_xover_pending_re & main_basesoc_xover_pending_r[1])) begin
		main_basesoc_xover_rx_clear <= 1'd1;
	end
end
assign main_basesoc_xover_irq = ((main_basesoc_xover_pending_status[0] & main_basesoc_xover_enable_storage[0]) | (main_basesoc_xover_pending_status[1] & main_basesoc_xover_enable_storage[1]));
assign main_basesoc_xover_tx_status = main_basesoc_xover_tx_trigger;
assign main_basesoc_xover_rx_status = main_basesoc_xover_rx_trigger;
assign main_basesoc_xover_tx_fifo_sink_ready = ((~main_basesoc_xover_tx_fifo_source_valid) | main_basesoc_xover_tx_fifo_source_ready);
assign main_basesoc_xover_rx_fifo_syncfifo_din = {main_basesoc_xover_rx_fifo_fifo_in_last, main_basesoc_xover_rx_fifo_fifo_in_first, main_basesoc_xover_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_xover_rx_fifo_fifo_out_last, main_basesoc_xover_rx_fifo_fifo_out_first, main_basesoc_xover_rx_fifo_fifo_out_payload_data} = main_basesoc_xover_rx_fifo_syncfifo_dout;
assign main_basesoc_xover_rx_fifo_sink_ready = main_basesoc_xover_rx_fifo_syncfifo_writable;
assign main_basesoc_xover_rx_fifo_syncfifo_we = main_basesoc_xover_rx_fifo_sink_valid;
assign main_basesoc_xover_rx_fifo_fifo_in_first = main_basesoc_xover_rx_fifo_sink_first;
assign main_basesoc_xover_rx_fifo_fifo_in_last = main_basesoc_xover_rx_fifo_sink_last;
assign main_basesoc_xover_rx_fifo_fifo_in_payload_data = main_basesoc_xover_rx_fifo_sink_payload_data;
assign main_basesoc_xover_rx_fifo_source_valid = main_basesoc_xover_rx_fifo_readable;
assign main_basesoc_xover_rx_fifo_source_first = main_basesoc_xover_rx_fifo_fifo_out_first;
assign main_basesoc_xover_rx_fifo_source_last = main_basesoc_xover_rx_fifo_fifo_out_last;
assign main_basesoc_xover_rx_fifo_source_payload_data = main_basesoc_xover_rx_fifo_fifo_out_payload_data;
assign main_basesoc_xover_rx_fifo_re = main_basesoc_xover_rx_fifo_source_ready;
assign main_basesoc_xover_rx_fifo_syncfifo_re = (main_basesoc_xover_rx_fifo_syncfifo_readable & ((~main_basesoc_xover_rx_fifo_readable) | main_basesoc_xover_rx_fifo_re));
assign main_basesoc_xover_rx_fifo_level1 = (main_basesoc_xover_rx_fifo_level0 + main_basesoc_xover_rx_fifo_readable);
always @(*) begin
	main_basesoc_xover_rx_fifo_wrport_adr <= 4'd0;
	if (main_basesoc_xover_rx_fifo_replace) begin
		main_basesoc_xover_rx_fifo_wrport_adr <= (main_basesoc_xover_rx_fifo_produce - 1'd1);
	end else begin
		main_basesoc_xover_rx_fifo_wrport_adr <= main_basesoc_xover_rx_fifo_produce;
	end
end
assign main_basesoc_xover_rx_fifo_wrport_dat_w = main_basesoc_xover_rx_fifo_syncfifo_din;
assign main_basesoc_xover_rx_fifo_wrport_we = (main_basesoc_xover_rx_fifo_syncfifo_we & (main_basesoc_xover_rx_fifo_syncfifo_writable | main_basesoc_xover_rx_fifo_replace));
assign main_basesoc_xover_rx_fifo_do_read = (main_basesoc_xover_rx_fifo_syncfifo_readable & main_basesoc_xover_rx_fifo_syncfifo_re);
assign main_basesoc_xover_rx_fifo_rdport_adr = main_basesoc_xover_rx_fifo_consume;
assign main_basesoc_xover_rx_fifo_syncfifo_dout = main_basesoc_xover_rx_fifo_rdport_dat_r;
assign main_basesoc_xover_rx_fifo_rdport_re = main_basesoc_xover_rx_fifo_do_read;
assign main_basesoc_xover_rx_fifo_syncfifo_writable = (main_basesoc_xover_rx_fifo_level0 != 5'd16);
assign main_basesoc_xover_rx_fifo_syncfifo_readable = (main_basesoc_xover_rx_fifo_level0 != 1'd0);
assign main_basesoc_zero_trigger = (main_basesoc_value == 1'd0);
assign main_basesoc_zero0 = main_basesoc_zero_status;
assign main_basesoc_zero1 = main_basesoc_zero_pending;
always @(*) begin
	main_basesoc_zero_clear <= 1'd0;
	if ((main_basesoc_pending_re & main_basesoc_pending_r)) begin
		main_basesoc_zero_clear <= 1'd1;
	end
end
assign main_basesoc_irq = (main_basesoc_pending_status & main_basesoc_enable_storage);
assign main_basesoc_zero_status = main_basesoc_zero_trigger;
assign por_clk = sys_clk;
assign main_crg_por_done = (main_crg_por_count == 1'd0);
assign main_crg_reset = user_btn_n;
assign main_crg_clkin = clk100;
assign sys_clk = main_crg_clkout;
assign main_uart_bridge_wait = (~main_uart_bridge_is_ongoing);
assign main_uart_bridge_reset = main_uart_bridge_done;
assign main_uart_bridge_wishbone_adr = main_uart_bridge_address;
assign main_uart_bridge_wishbone_dat_w = main_uart_bridge_data;
assign main_uart_bridge_wishbone_sel = 4'd15;
always @(*) begin
	main_uart_bridge_tx_sink_payload_data <= 8'd0;
	case (main_uart_bridge_bytes_count)
		1'd0: begin
			main_uart_bridge_tx_sink_payload_data <= main_uart_bridge_data[31:24];
		end
		1'd1: begin
			main_uart_bridge_tx_sink_payload_data <= main_uart_bridge_data[31:16];
		end
		2'd2: begin
			main_uart_bridge_tx_sink_payload_data <= main_uart_bridge_data[31:8];
		end
		2'd3: begin
			main_uart_bridge_tx_sink_payload_data <= main_uart_bridge_data[31:0];
		end
	endcase
end
assign main_uart_bridge_tx_sink_last = ((main_uart_bridge_bytes_count == 2'd3) & (main_uart_bridge_words_count == (main_uart_bridge_length - 1'd1)));
always @(*) begin
	main_uart_bridge_tx_enable <= 1'd0;
	builder_uartwishbonebridge_rs232phytx_next_state <= 1'd0;
	main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 <= 4'd0;
	main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0 <= 1'd0;
	main_serial_tx_subfragments_rs232phytx_next_value1 <= 1'd0;
	main_serial_tx_subfragments_rs232phytx_next_value_ce1 <= 1'd0;
	main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 <= 8'd0;
	main_uart_bridge_tx_sink_ready <= 1'd0;
	main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2 <= 1'd0;
	builder_uartwishbonebridge_rs232phytx_next_state <= builder_uartwishbonebridge_rs232phytx_state;
	case (builder_uartwishbonebridge_rs232phytx_state)
		1'd1: begin
			main_uart_bridge_tx_enable <= 1'd1;
			if (main_uart_bridge_tx_tick) begin
				main_serial_tx_subfragments_rs232phytx_next_value1 <= main_uart_bridge_tx_data;
				main_serial_tx_subfragments_rs232phytx_next_value_ce1 <= 1'd1;
				main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 <= (main_uart_bridge_tx_count + 1'd1);
				main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0 <= 1'd1;
				main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 <= {1'd1, main_uart_bridge_tx_data[7:1]};
				main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2 <= 1'd1;
				if ((main_uart_bridge_tx_count == 4'd9)) begin
					main_uart_bridge_tx_sink_ready <= 1'd1;
					builder_uartwishbonebridge_rs232phytx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 <= 1'd0;
			main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0 <= 1'd1;
			main_serial_tx_subfragments_rs232phytx_next_value1 <= 1'd1;
			main_serial_tx_subfragments_rs232phytx_next_value_ce1 <= 1'd1;
			if (main_uart_bridge_tx_sink_valid) begin
				main_serial_tx_subfragments_rs232phytx_next_value1 <= 1'd0;
				main_serial_tx_subfragments_rs232phytx_next_value_ce1 <= 1'd1;
				main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 <= main_uart_bridge_tx_sink_payload_data;
				main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2 <= 1'd1;
				builder_uartwishbonebridge_rs232phytx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_uart_bridge_rx_enable <= 1'd0;
	builder_uartwishbonebridge_rs232phyrx_next_state <= 1'd0;
	main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 <= 4'd0;
	main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0 <= 1'd0;
	main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 <= 8'd0;
	main_uart_bridge_rx_source_valid <= 1'd0;
	main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1 <= 1'd0;
	main_uart_bridge_rx_source_payload_data <= 8'd0;
	builder_uartwishbonebridge_rs232phyrx_next_state <= builder_uartwishbonebridge_rs232phyrx_state;
	case (builder_uartwishbonebridge_rs232phyrx_state)
		1'd1: begin
			main_uart_bridge_rx_enable <= 1'd1;
			if (main_uart_bridge_rx_tick) begin
				main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 <= (main_uart_bridge_rx_count + 1'd1);
				main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0 <= 1'd1;
				main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 <= {main_uart_bridge_rx_rx, main_uart_bridge_rx_data[7:1]};
				main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1 <= 1'd1;
				if ((main_uart_bridge_rx_count == 4'd9)) begin
					main_uart_bridge_rx_source_valid <= (main_uart_bridge_rx_rx == 1'd1);
					main_uart_bridge_rx_source_payload_data <= main_uart_bridge_rx_data;
					builder_uartwishbonebridge_rs232phyrx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 <= 1'd0;
			main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0 <= 1'd1;
			if (((main_uart_bridge_rx_rx == 1'd0) & (main_uart_bridge_rx_rx_d == 1'd1))) begin
				builder_uartwishbonebridge_rs232phyrx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_uart_bridge_incr_subfragments_next_value5 <= 1'd0;
	main_uart_bridge_incr_subfragments_next_value_ce5 <= 1'd0;
	main_uart_bridge_data_subfragments_next_value6 <= 32'd0;
	main_uart_bridge_tx_sink_valid <= 1'd0;
	main_uart_bridge_data_subfragments_next_value_ce6 <= 1'd0;
	main_uart_bridge_is_ongoing <= 1'd0;
	builder_uartwishbonebridge_next_state <= 3'd0;
	main_uart_bridge_bytes_count_subfragments_next_value0 <= 2'd0;
	main_uart_bridge_bytes_count_subfragments_next_value_ce0 <= 1'd0;
	main_uart_bridge_wishbone_cyc <= 1'd0;
	main_uart_bridge_wishbone_stb <= 1'd0;
	main_uart_bridge_words_count_subfragments_next_value1 <= 8'd0;
	main_uart_bridge_words_count_subfragments_next_value_ce1 <= 1'd0;
	main_uart_bridge_wishbone_we <= 1'd0;
	main_uart_bridge_cmd_subfragments_next_value2 <= 8'd0;
	main_uart_bridge_cmd_subfragments_next_value_ce2 <= 1'd0;
	main_uart_bridge_rx_source_ready <= 1'd0;
	main_uart_bridge_length_subfragments_next_value3 <= 8'd0;
	main_uart_bridge_length_subfragments_next_value_ce3 <= 1'd0;
	main_uart_bridge_address_subfragments_next_value4 <= 32'd0;
	main_uart_bridge_address_subfragments_next_value_ce4 <= 1'd0;
	builder_uartwishbonebridge_next_state <= builder_uartwishbonebridge_state;
	case (builder_uartwishbonebridge_state)
		1'd1: begin
			main_uart_bridge_rx_source_ready <= 1'd1;
			if (main_uart_bridge_rx_source_valid) begin
				main_uart_bridge_length_subfragments_next_value3 <= main_uart_bridge_rx_source_payload_data;
				main_uart_bridge_length_subfragments_next_value_ce3 <= 1'd1;
				builder_uartwishbonebridge_next_state <= 2'd2;
			end
		end
		2'd2: begin
			main_uart_bridge_rx_source_ready <= 1'd1;
			if (main_uart_bridge_rx_source_valid) begin
				main_uart_bridge_address_subfragments_next_value4 <= {main_uart_bridge_address, main_uart_bridge_rx_source_payload_data};
				main_uart_bridge_address_subfragments_next_value_ce4 <= 1'd1;
				main_uart_bridge_bytes_count_subfragments_next_value0 <= (main_uart_bridge_bytes_count + 1'd1);
				main_uart_bridge_bytes_count_subfragments_next_value_ce0 <= 1'd1;
				if ((main_uart_bridge_bytes_count == 2'd3)) begin
					if (((main_uart_bridge_cmd == 1'd1) | (main_uart_bridge_cmd == 2'd3))) begin
						main_uart_bridge_incr_subfragments_next_value5 <= (main_uart_bridge_cmd == 1'd1);
						main_uart_bridge_incr_subfragments_next_value_ce5 <= 1'd1;
						builder_uartwishbonebridge_next_state <= 2'd3;
					end else begin
						if (((main_uart_bridge_cmd == 2'd2) | (main_uart_bridge_cmd == 3'd4))) begin
							main_uart_bridge_incr_subfragments_next_value5 <= (main_uart_bridge_cmd == 2'd2);
							main_uart_bridge_incr_subfragments_next_value_ce5 <= 1'd1;
							builder_uartwishbonebridge_next_state <= 3'd5;
						end else begin
							builder_uartwishbonebridge_next_state <= 1'd0;
						end
					end
				end
			end
		end
		2'd3: begin
			main_uart_bridge_rx_source_ready <= 1'd1;
			if (main_uart_bridge_rx_source_valid) begin
				main_uart_bridge_data_subfragments_next_value6 <= {main_uart_bridge_data, main_uart_bridge_rx_source_payload_data};
				main_uart_bridge_data_subfragments_next_value_ce6 <= 1'd1;
				main_uart_bridge_bytes_count_subfragments_next_value0 <= (main_uart_bridge_bytes_count + 1'd1);
				main_uart_bridge_bytes_count_subfragments_next_value_ce0 <= 1'd1;
				if ((main_uart_bridge_bytes_count == 2'd3)) begin
					builder_uartwishbonebridge_next_state <= 3'd4;
				end
			end
		end
		3'd4: begin
			main_uart_bridge_rx_source_ready <= 1'd0;
			main_uart_bridge_wishbone_stb <= 1'd1;
			main_uart_bridge_wishbone_we <= 1'd1;
			main_uart_bridge_wishbone_cyc <= 1'd1;
			if (main_uart_bridge_wishbone_ack) begin
				main_uart_bridge_words_count_subfragments_next_value1 <= (main_uart_bridge_words_count + 1'd1);
				main_uart_bridge_words_count_subfragments_next_value_ce1 <= 1'd1;
				main_uart_bridge_address_subfragments_next_value4 <= (main_uart_bridge_address + main_uart_bridge_incr);
				main_uart_bridge_address_subfragments_next_value_ce4 <= 1'd1;
				if ((main_uart_bridge_words_count == (main_uart_bridge_length - 1'd1))) begin
					builder_uartwishbonebridge_next_state <= 1'd0;
				end else begin
					builder_uartwishbonebridge_next_state <= 2'd3;
				end
			end
		end
		3'd5: begin
			main_uart_bridge_rx_source_ready <= 1'd0;
			main_uart_bridge_wishbone_stb <= 1'd1;
			main_uart_bridge_wishbone_we <= 1'd0;
			main_uart_bridge_wishbone_cyc <= 1'd1;
			if (main_uart_bridge_wishbone_ack) begin
				main_uart_bridge_data_subfragments_next_value6 <= main_uart_bridge_wishbone_dat_r;
				main_uart_bridge_data_subfragments_next_value_ce6 <= 1'd1;
				builder_uartwishbonebridge_next_state <= 3'd6;
			end
		end
		3'd6: begin
			main_uart_bridge_rx_source_ready <= 1'd0;
			main_uart_bridge_tx_sink_valid <= 1'd1;
			if (main_uart_bridge_tx_sink_ready) begin
				main_uart_bridge_bytes_count_subfragments_next_value0 <= (main_uart_bridge_bytes_count + 1'd1);
				main_uart_bridge_bytes_count_subfragments_next_value_ce0 <= 1'd1;
				if ((main_uart_bridge_bytes_count == 2'd3)) begin
					main_uart_bridge_words_count_subfragments_next_value1 <= (main_uart_bridge_words_count + 1'd1);
					main_uart_bridge_words_count_subfragments_next_value_ce1 <= 1'd1;
					main_uart_bridge_address_subfragments_next_value4 <= (main_uart_bridge_address + main_uart_bridge_incr);
					main_uart_bridge_address_subfragments_next_value_ce4 <= 1'd1;
					if ((main_uart_bridge_words_count == (main_uart_bridge_length - 1'd1))) begin
						builder_uartwishbonebridge_next_state <= 1'd0;
					end else begin
						builder_uartwishbonebridge_next_state <= 3'd5;
					end
				end
			end
		end
		default: begin
			main_uart_bridge_is_ongoing <= 1'd1;
			main_uart_bridge_rx_source_ready <= 1'd1;
			main_uart_bridge_bytes_count_subfragments_next_value0 <= 1'd0;
			main_uart_bridge_bytes_count_subfragments_next_value_ce0 <= 1'd1;
			main_uart_bridge_words_count_subfragments_next_value1 <= 1'd0;
			main_uart_bridge_words_count_subfragments_next_value_ce1 <= 1'd1;
			if (main_uart_bridge_rx_source_valid) begin
				main_uart_bridge_cmd_subfragments_next_value2 <= main_uart_bridge_rx_source_payload_data;
				main_uart_bridge_cmd_subfragments_next_value_ce2 <= 1'd1;
				builder_uartwishbonebridge_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_uart_bridge_done = (main_uart_bridge_count == 1'd0);
assign main_bus_dat_r = {main_sr[7:0], main_sr[15:8], main_sr[23:16], main_sr[31:24]};
always @(*) begin
	spiflash_clk <= 1'd0;
	spiflash_mosi <= 1'd0;
	main_miso_status <= 1'd0;
	spiflash_cs_n <= 1'd0;
	if (main_bitbang_en_storage) begin
		spiflash_clk <= main_bitbang_storage[1];
		spiflash_cs_n <= main_bitbang_storage[2];
		if (main_bitbang_storage[1]) begin
			main_miso_status <= spiflash_miso;
		end
		spiflash_mosi <= main_bitbang_storage[0];
	end else begin
		spiflash_clk <= main_clk1;
		spiflash_cs_n <= main_cs_n1;
		spiflash_mosi <= main_sr[31];
	end
end
assign main_leds_wait = (~main_leds_done);
always @(*) begin
	user_led0 <= 4'd0;
	if ((main_leds_mode == 1'd1)) begin
		{user_led0} <= main_leds_storage;
	end else begin
		{user_led0} <= main_leds_chaser;
	end
end
assign main_leds_done = (main_leds_count == 1'd0);
assign main_dfi_p0_address = main_sdram_master_p0_address;
assign main_dfi_p0_bank = main_sdram_master_p0_bank;
assign main_dfi_p0_cas_n = main_sdram_master_p0_cas_n;
assign main_dfi_p0_cs_n = main_sdram_master_p0_cs_n;
assign main_dfi_p0_ras_n = main_sdram_master_p0_ras_n;
assign main_dfi_p0_we_n = main_sdram_master_p0_we_n;
assign main_dfi_p0_cke = main_sdram_master_p0_cke;
assign main_dfi_p0_odt = main_sdram_master_p0_odt;
assign main_dfi_p0_reset_n = main_sdram_master_p0_reset_n;
assign main_dfi_p0_act_n = main_sdram_master_p0_act_n;
assign main_dfi_p0_wrdata = main_sdram_master_p0_wrdata;
assign main_dfi_p0_wrdata_en = main_sdram_master_p0_wrdata_en;
assign main_dfi_p0_wrdata_mask = main_sdram_master_p0_wrdata_mask;
assign main_dfi_p0_rddata_en = main_sdram_master_p0_rddata_en;
assign main_sdram_master_p0_rddata = main_dfi_p0_rddata;
assign main_sdram_master_p0_rddata_valid = main_dfi_p0_rddata_valid;
assign main_sdram_slave_p0_address = main_sdram_dfi_p0_address;
assign main_sdram_slave_p0_bank = main_sdram_dfi_p0_bank;
assign main_sdram_slave_p0_cas_n = main_sdram_dfi_p0_cas_n;
assign main_sdram_slave_p0_cs_n = main_sdram_dfi_p0_cs_n;
assign main_sdram_slave_p0_ras_n = main_sdram_dfi_p0_ras_n;
assign main_sdram_slave_p0_we_n = main_sdram_dfi_p0_we_n;
assign main_sdram_slave_p0_cke = main_sdram_dfi_p0_cke;
assign main_sdram_slave_p0_odt = main_sdram_dfi_p0_odt;
assign main_sdram_slave_p0_reset_n = main_sdram_dfi_p0_reset_n;
assign main_sdram_slave_p0_act_n = main_sdram_dfi_p0_act_n;
assign main_sdram_slave_p0_wrdata = main_sdram_dfi_p0_wrdata;
assign main_sdram_slave_p0_wrdata_en = main_sdram_dfi_p0_wrdata_en;
assign main_sdram_slave_p0_wrdata_mask = main_sdram_dfi_p0_wrdata_mask;
assign main_sdram_slave_p0_rddata_en = main_sdram_dfi_p0_rddata_en;
assign main_sdram_dfi_p0_rddata = main_sdram_slave_p0_rddata;
assign main_sdram_dfi_p0_rddata_valid = main_sdram_slave_p0_rddata_valid;
always @(*) begin
	main_sdram_slave_p0_rddata <= 8'd0;
	main_sdram_slave_p0_rddata_valid <= 1'd0;
	main_sdram_master_p0_address <= 13'd0;
	main_sdram_master_p0_bank <= 2'd0;
	main_sdram_master_p0_cas_n <= 1'd1;
	main_sdram_master_p0_cs_n <= 1'd1;
	main_sdram_master_p0_ras_n <= 1'd1;
	main_sdram_master_p0_we_n <= 1'd1;
	main_sdram_master_p0_cke <= 1'd0;
	main_sdram_master_p0_odt <= 1'd0;
	main_sdram_master_p0_reset_n <= 1'd0;
	main_sdram_master_p0_act_n <= 1'd1;
	main_sdram_inti_p0_rddata <= 8'd0;
	main_sdram_master_p0_wrdata <= 8'd0;
	main_sdram_inti_p0_rddata_valid <= 1'd0;
	main_sdram_master_p0_wrdata_en <= 1'd0;
	main_sdram_master_p0_wrdata_mask <= 1'd0;
	main_sdram_master_p0_rddata_en <= 1'd0;
	if (main_sdram_sel) begin
		main_sdram_master_p0_address <= main_sdram_slave_p0_address;
		main_sdram_master_p0_bank <= main_sdram_slave_p0_bank;
		main_sdram_master_p0_cas_n <= main_sdram_slave_p0_cas_n;
		main_sdram_master_p0_cs_n <= main_sdram_slave_p0_cs_n;
		main_sdram_master_p0_ras_n <= main_sdram_slave_p0_ras_n;
		main_sdram_master_p0_we_n <= main_sdram_slave_p0_we_n;
		main_sdram_master_p0_cke <= main_sdram_slave_p0_cke;
		main_sdram_master_p0_odt <= main_sdram_slave_p0_odt;
		main_sdram_master_p0_reset_n <= main_sdram_slave_p0_reset_n;
		main_sdram_master_p0_act_n <= main_sdram_slave_p0_act_n;
		main_sdram_master_p0_wrdata <= main_sdram_slave_p0_wrdata;
		main_sdram_master_p0_wrdata_en <= main_sdram_slave_p0_wrdata_en;
		main_sdram_master_p0_wrdata_mask <= main_sdram_slave_p0_wrdata_mask;
		main_sdram_master_p0_rddata_en <= main_sdram_slave_p0_rddata_en;
		main_sdram_slave_p0_rddata <= main_sdram_master_p0_rddata;
		main_sdram_slave_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
	end else begin
		main_sdram_master_p0_address <= main_sdram_inti_p0_address;
		main_sdram_master_p0_bank <= main_sdram_inti_p0_bank;
		main_sdram_master_p0_cas_n <= main_sdram_inti_p0_cas_n;
		main_sdram_master_p0_cs_n <= main_sdram_inti_p0_cs_n;
		main_sdram_master_p0_ras_n <= main_sdram_inti_p0_ras_n;
		main_sdram_master_p0_we_n <= main_sdram_inti_p0_we_n;
		main_sdram_master_p0_cke <= main_sdram_inti_p0_cke;
		main_sdram_master_p0_odt <= main_sdram_inti_p0_odt;
		main_sdram_master_p0_reset_n <= main_sdram_inti_p0_reset_n;
		main_sdram_master_p0_act_n <= main_sdram_inti_p0_act_n;
		main_sdram_master_p0_wrdata <= main_sdram_inti_p0_wrdata;
		main_sdram_master_p0_wrdata_en <= main_sdram_inti_p0_wrdata_en;
		main_sdram_master_p0_wrdata_mask <= main_sdram_inti_p0_wrdata_mask;
		main_sdram_master_p0_rddata_en <= main_sdram_inti_p0_rddata_en;
		main_sdram_inti_p0_rddata <= main_sdram_master_p0_rddata;
		main_sdram_inti_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
	end
end
assign main_sdram_inti_p0_cke = main_sdram_cke1;
assign main_sdram_inti_p0_odt = main_sdram_odt;
assign main_sdram_inti_p0_reset_n = main_sdram_reset_n;
always @(*) begin
	main_sdram_inti_p0_ras_n <= 1'd1;
	main_sdram_inti_p0_we_n <= 1'd1;
	main_sdram_inti_p0_cas_n <= 1'd1;
	main_sdram_inti_p0_cs_n <= 1'd1;
	if (main_sdram_command_issue_re) begin
		main_sdram_inti_p0_cs_n <= {1{(~main_sdram_command_storage[0])}};
		main_sdram_inti_p0_we_n <= (~main_sdram_command_storage[1]);
		main_sdram_inti_p0_cas_n <= (~main_sdram_command_storage[2]);
		main_sdram_inti_p0_ras_n <= (~main_sdram_command_storage[3]);
	end else begin
		main_sdram_inti_p0_cs_n <= {1{1'd1}};
		main_sdram_inti_p0_we_n <= 1'd1;
		main_sdram_inti_p0_cas_n <= 1'd1;
		main_sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign main_sdram_inti_p0_address = main_sdram_address_storage;
assign main_sdram_inti_p0_bank = main_sdram_baddress_storage;
assign main_sdram_inti_p0_wrdata_en = (main_sdram_command_issue_re & main_sdram_command_storage[4]);
assign main_sdram_inti_p0_rddata_en = (main_sdram_command_issue_re & main_sdram_command_storage[5]);
assign main_sdram_inti_p0_wrdata = main_sdram_wrdata_storage;
assign main_sdram_inti_p0_wrdata_mask = 1'd0;
assign main_sdram_bankmachine0_req_valid = main_sdram_interface_bank0_valid;
assign main_sdram_interface_bank0_ready = main_sdram_bankmachine0_req_ready;
assign main_sdram_bankmachine0_req_we = main_sdram_interface_bank0_we;
assign main_sdram_bankmachine0_req_addr = main_sdram_interface_bank0_addr;
assign main_sdram_interface_bank0_lock = main_sdram_bankmachine0_req_lock;
assign main_sdram_interface_bank0_wdata_ready = main_sdram_bankmachine0_req_wdata_ready;
assign main_sdram_interface_bank0_rdata_valid = main_sdram_bankmachine0_req_rdata_valid;
assign main_sdram_bankmachine1_req_valid = main_sdram_interface_bank1_valid;
assign main_sdram_interface_bank1_ready = main_sdram_bankmachine1_req_ready;
assign main_sdram_bankmachine1_req_we = main_sdram_interface_bank1_we;
assign main_sdram_bankmachine1_req_addr = main_sdram_interface_bank1_addr;
assign main_sdram_interface_bank1_lock = main_sdram_bankmachine1_req_lock;
assign main_sdram_interface_bank1_wdata_ready = main_sdram_bankmachine1_req_wdata_ready;
assign main_sdram_interface_bank1_rdata_valid = main_sdram_bankmachine1_req_rdata_valid;
assign main_sdram_bankmachine2_req_valid = main_sdram_interface_bank2_valid;
assign main_sdram_interface_bank2_ready = main_sdram_bankmachine2_req_ready;
assign main_sdram_bankmachine2_req_we = main_sdram_interface_bank2_we;
assign main_sdram_bankmachine2_req_addr = main_sdram_interface_bank2_addr;
assign main_sdram_interface_bank2_lock = main_sdram_bankmachine2_req_lock;
assign main_sdram_interface_bank2_wdata_ready = main_sdram_bankmachine2_req_wdata_ready;
assign main_sdram_interface_bank2_rdata_valid = main_sdram_bankmachine2_req_rdata_valid;
assign main_sdram_bankmachine3_req_valid = main_sdram_interface_bank3_valid;
assign main_sdram_interface_bank3_ready = main_sdram_bankmachine3_req_ready;
assign main_sdram_bankmachine3_req_we = main_sdram_interface_bank3_we;
assign main_sdram_bankmachine3_req_addr = main_sdram_interface_bank3_addr;
assign main_sdram_interface_bank3_lock = main_sdram_bankmachine3_req_lock;
assign main_sdram_interface_bank3_wdata_ready = main_sdram_bankmachine3_req_wdata_ready;
assign main_sdram_interface_bank3_rdata_valid = main_sdram_bankmachine3_req_rdata_valid;
assign main_sdram_timer_wait = (~main_sdram_timer_done0);
assign main_sdram_postponer_req_i = main_sdram_timer_done0;
assign main_sdram_wants_refresh = main_sdram_postponer_req_o;
assign main_sdram_timer_done1 = (main_sdram_timer_count1 == 1'd0);
assign main_sdram_timer_done0 = main_sdram_timer_done1;
assign main_sdram_timer_count0 = main_sdram_timer_count1;
assign main_sdram_sequencer_start1 = (main_sdram_sequencer_start0 | (main_sdram_sequencer_count != 1'd0));
assign main_sdram_sequencer_done0 = (main_sdram_sequencer_done1 & (main_sdram_sequencer_count == 1'd0));
always @(*) begin
	main_sdram_cmd_last <= 1'd0;
	main_sdram_sequencer_start0 <= 1'd0;
	builder_refresher_next_state <= 2'd0;
	main_sdram_cmd_valid <= 1'd0;
	builder_refresher_next_state <= builder_refresher_state;
	case (builder_refresher_state)
		1'd1: begin
			main_sdram_cmd_valid <= 1'd1;
			if (main_sdram_cmd_ready) begin
				main_sdram_sequencer_start0 <= 1'd1;
				builder_refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			main_sdram_cmd_valid <= 1'd1;
			if (main_sdram_sequencer_done0) begin
				main_sdram_cmd_valid <= 1'd0;
				main_sdram_cmd_last <= 1'd1;
				builder_refresher_next_state <= 1'd0;
			end
		end
		default: begin
			if (1'd1) begin
				if (main_sdram_wants_refresh) begin
					builder_refresher_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign main_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = main_sdram_bankmachine0_req_valid;
assign main_sdram_bankmachine0_req_ready = main_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = main_sdram_bankmachine0_req_we;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = main_sdram_bankmachine0_req_addr;
assign main_sdram_bankmachine0_cmd_buffer_sink_valid = main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = main_sdram_bankmachine0_cmd_buffer_sink_ready;
assign main_sdram_bankmachine0_cmd_buffer_sink_first = main_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign main_sdram_bankmachine0_cmd_buffer_sink_last = main_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign main_sdram_bankmachine0_cmd_buffer_sink_payload_we = main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign main_sdram_bankmachine0_cmd_buffer_sink_payload_addr = main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign main_sdram_bankmachine0_cmd_buffer_source_ready = (main_sdram_bankmachine0_req_wdata_ready | main_sdram_bankmachine0_req_rdata_valid);
assign main_sdram_bankmachine0_req_lock = (main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | main_sdram_bankmachine0_cmd_buffer_source_valid);
assign main_sdram_bankmachine0_row_hit = (main_sdram_bankmachine0_row == main_sdram_bankmachine0_cmd_buffer_source_payload_addr[22:10]);
assign main_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	main_sdram_bankmachine0_cmd_payload_a <= 13'd0;
	if (main_sdram_bankmachine0_row_col_n_addr_sel) begin
		main_sdram_bankmachine0_cmd_payload_a <= main_sdram_bankmachine0_cmd_buffer_source_payload_addr[22:10];
	end else begin
		main_sdram_bankmachine0_cmd_payload_a <= ((main_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_sdram_bankmachine0_cmd_buffer_source_payload_addr[9:0], {0{1'd0}}});
	end
end
assign main_sdram_bankmachine0_twtpcon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_cmd_payload_is_write);
assign main_sdram_bankmachine0_trccon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
assign main_sdram_bankmachine0_trascon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
always @(*) begin
	main_sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & main_sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[22:10] != main_sdram_bankmachine0_cmd_buffer_source_payload_addr[22:10])) begin
			main_sdram_bankmachine0_auto_precharge <= (main_sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = main_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = main_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = main_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = main_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = main_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_source_first = main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_source_last = main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = main_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = main_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (main_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= main_sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | main_sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign main_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = main_sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (main_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (main_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign main_sdram_bankmachine0_cmd_buffer_sink_ready = ((~main_sdram_bankmachine0_cmd_buffer_source_valid) | main_sdram_bankmachine0_cmd_buffer_source_ready);
always @(*) begin
	main_sdram_bankmachine0_row_open <= 1'd0;
	main_sdram_bankmachine0_row_close <= 1'd0;
	builder_bankmachine0_next_state <= 3'd0;
	main_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	main_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	main_sdram_bankmachine0_cmd_payload_we <= 1'd0;
	main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	main_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	main_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	main_sdram_bankmachine0_req_wdata_ready <= 1'd0;
	main_sdram_bankmachine0_req_rdata_valid <= 1'd0;
	main_sdram_bankmachine0_refresh_gnt <= 1'd0;
	main_sdram_bankmachine0_cmd_valid <= 1'd0;
	builder_bankmachine0_next_state <= builder_bankmachine0_state;
	case (builder_bankmachine0_state)
		1'd1: begin
			if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
				main_sdram_bankmachine0_cmd_valid <= 1'd1;
				if (main_sdram_bankmachine0_cmd_ready) begin
					builder_bankmachine0_next_state <= 2'd3;
				end
				main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
				main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			main_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
				builder_bankmachine0_next_state <= 2'd3;
			end
			main_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_sdram_bankmachine0_trccon_ready) begin
				main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				main_sdram_bankmachine0_row_open <= 1'd1;
				main_sdram_bankmachine0_cmd_valid <= 1'd1;
				main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (main_sdram_bankmachine0_cmd_ready) begin
					builder_bankmachine0_next_state <= 1'd0;
				end
				main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_sdram_bankmachine0_twtpcon_ready) begin
				main_sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			main_sdram_bankmachine0_row_close <= 1'd1;
			main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~main_sdram_bankmachine0_refresh_req)) begin
				builder_bankmachine0_next_state <= 1'd0;
			end
		end
		default: begin
			if (main_sdram_bankmachine0_refresh_req) begin
				builder_bankmachine0_next_state <= 3'd4;
			end else begin
				if (main_sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (main_sdram_bankmachine0_row_opened) begin
						if (main_sdram_bankmachine0_row_hit) begin
							main_sdram_bankmachine0_cmd_valid <= 1'd1;
							if (main_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								main_sdram_bankmachine0_req_wdata_ready <= main_sdram_bankmachine0_cmd_ready;
								main_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								main_sdram_bankmachine0_req_rdata_valid <= main_sdram_bankmachine0_cmd_ready;
								main_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							main_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((main_sdram_bankmachine0_cmd_ready & main_sdram_bankmachine0_auto_precharge)) begin
								builder_bankmachine0_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine0_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = main_sdram_bankmachine1_req_valid;
assign main_sdram_bankmachine1_req_ready = main_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = main_sdram_bankmachine1_req_we;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = main_sdram_bankmachine1_req_addr;
assign main_sdram_bankmachine1_cmd_buffer_sink_valid = main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = main_sdram_bankmachine1_cmd_buffer_sink_ready;
assign main_sdram_bankmachine1_cmd_buffer_sink_first = main_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign main_sdram_bankmachine1_cmd_buffer_sink_last = main_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign main_sdram_bankmachine1_cmd_buffer_sink_payload_we = main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign main_sdram_bankmachine1_cmd_buffer_sink_payload_addr = main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign main_sdram_bankmachine1_cmd_buffer_source_ready = (main_sdram_bankmachine1_req_wdata_ready | main_sdram_bankmachine1_req_rdata_valid);
assign main_sdram_bankmachine1_req_lock = (main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | main_sdram_bankmachine1_cmd_buffer_source_valid);
assign main_sdram_bankmachine1_row_hit = (main_sdram_bankmachine1_row == main_sdram_bankmachine1_cmd_buffer_source_payload_addr[22:10]);
assign main_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	main_sdram_bankmachine1_cmd_payload_a <= 13'd0;
	if (main_sdram_bankmachine1_row_col_n_addr_sel) begin
		main_sdram_bankmachine1_cmd_payload_a <= main_sdram_bankmachine1_cmd_buffer_source_payload_addr[22:10];
	end else begin
		main_sdram_bankmachine1_cmd_payload_a <= ((main_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_sdram_bankmachine1_cmd_buffer_source_payload_addr[9:0], {0{1'd0}}});
	end
end
assign main_sdram_bankmachine1_twtpcon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_cmd_payload_is_write);
assign main_sdram_bankmachine1_trccon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
assign main_sdram_bankmachine1_trascon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
always @(*) begin
	main_sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & main_sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[22:10] != main_sdram_bankmachine1_cmd_buffer_source_payload_addr[22:10])) begin
			main_sdram_bankmachine1_auto_precharge <= (main_sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = main_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = main_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = main_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = main_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = main_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_source_first = main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_source_last = main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = main_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = main_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (main_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= main_sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | main_sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign main_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = main_sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (main_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (main_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign main_sdram_bankmachine1_cmd_buffer_sink_ready = ((~main_sdram_bankmachine1_cmd_buffer_source_valid) | main_sdram_bankmachine1_cmd_buffer_source_ready);
always @(*) begin
	main_sdram_bankmachine1_row_open <= 1'd0;
	main_sdram_bankmachine1_row_close <= 1'd0;
	main_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	main_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	main_sdram_bankmachine1_cmd_payload_we <= 1'd0;
	main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	main_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	main_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	main_sdram_bankmachine1_req_wdata_ready <= 1'd0;
	main_sdram_bankmachine1_req_rdata_valid <= 1'd0;
	main_sdram_bankmachine1_refresh_gnt <= 1'd0;
	main_sdram_bankmachine1_cmd_valid <= 1'd0;
	builder_bankmachine1_next_state <= 3'd0;
	builder_bankmachine1_next_state <= builder_bankmachine1_state;
	case (builder_bankmachine1_state)
		1'd1: begin
			if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
				main_sdram_bankmachine1_cmd_valid <= 1'd1;
				if (main_sdram_bankmachine1_cmd_ready) begin
					builder_bankmachine1_next_state <= 2'd3;
				end
				main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
				main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			main_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
				builder_bankmachine1_next_state <= 2'd3;
			end
			main_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_sdram_bankmachine1_trccon_ready) begin
				main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				main_sdram_bankmachine1_row_open <= 1'd1;
				main_sdram_bankmachine1_cmd_valid <= 1'd1;
				main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (main_sdram_bankmachine1_cmd_ready) begin
					builder_bankmachine1_next_state <= 1'd0;
				end
				main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_sdram_bankmachine1_twtpcon_ready) begin
				main_sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			main_sdram_bankmachine1_row_close <= 1'd1;
			main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~main_sdram_bankmachine1_refresh_req)) begin
				builder_bankmachine1_next_state <= 1'd0;
			end
		end
		default: begin
			if (main_sdram_bankmachine1_refresh_req) begin
				builder_bankmachine1_next_state <= 3'd4;
			end else begin
				if (main_sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (main_sdram_bankmachine1_row_opened) begin
						if (main_sdram_bankmachine1_row_hit) begin
							main_sdram_bankmachine1_cmd_valid <= 1'd1;
							if (main_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								main_sdram_bankmachine1_req_wdata_ready <= main_sdram_bankmachine1_cmd_ready;
								main_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								main_sdram_bankmachine1_req_rdata_valid <= main_sdram_bankmachine1_cmd_ready;
								main_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							main_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((main_sdram_bankmachine1_cmd_ready & main_sdram_bankmachine1_auto_precharge)) begin
								builder_bankmachine1_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine1_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = main_sdram_bankmachine2_req_valid;
assign main_sdram_bankmachine2_req_ready = main_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = main_sdram_bankmachine2_req_we;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = main_sdram_bankmachine2_req_addr;
assign main_sdram_bankmachine2_cmd_buffer_sink_valid = main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = main_sdram_bankmachine2_cmd_buffer_sink_ready;
assign main_sdram_bankmachine2_cmd_buffer_sink_first = main_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign main_sdram_bankmachine2_cmd_buffer_sink_last = main_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign main_sdram_bankmachine2_cmd_buffer_sink_payload_we = main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign main_sdram_bankmachine2_cmd_buffer_sink_payload_addr = main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign main_sdram_bankmachine2_cmd_buffer_source_ready = (main_sdram_bankmachine2_req_wdata_ready | main_sdram_bankmachine2_req_rdata_valid);
assign main_sdram_bankmachine2_req_lock = (main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | main_sdram_bankmachine2_cmd_buffer_source_valid);
assign main_sdram_bankmachine2_row_hit = (main_sdram_bankmachine2_row == main_sdram_bankmachine2_cmd_buffer_source_payload_addr[22:10]);
assign main_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	main_sdram_bankmachine2_cmd_payload_a <= 13'd0;
	if (main_sdram_bankmachine2_row_col_n_addr_sel) begin
		main_sdram_bankmachine2_cmd_payload_a <= main_sdram_bankmachine2_cmd_buffer_source_payload_addr[22:10];
	end else begin
		main_sdram_bankmachine2_cmd_payload_a <= ((main_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_sdram_bankmachine2_cmd_buffer_source_payload_addr[9:0], {0{1'd0}}});
	end
end
assign main_sdram_bankmachine2_twtpcon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_cmd_payload_is_write);
assign main_sdram_bankmachine2_trccon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
assign main_sdram_bankmachine2_trascon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
always @(*) begin
	main_sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & main_sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[22:10] != main_sdram_bankmachine2_cmd_buffer_source_payload_addr[22:10])) begin
			main_sdram_bankmachine2_auto_precharge <= (main_sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = main_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = main_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = main_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = main_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = main_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_source_first = main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_source_last = main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = main_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = main_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (main_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= main_sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | main_sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign main_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = main_sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (main_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (main_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign main_sdram_bankmachine2_cmd_buffer_sink_ready = ((~main_sdram_bankmachine2_cmd_buffer_source_valid) | main_sdram_bankmachine2_cmd_buffer_source_ready);
always @(*) begin
	main_sdram_bankmachine2_row_open <= 1'd0;
	main_sdram_bankmachine2_row_close <= 1'd0;
	main_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	main_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	main_sdram_bankmachine2_cmd_payload_we <= 1'd0;
	main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	main_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	main_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	main_sdram_bankmachine2_req_wdata_ready <= 1'd0;
	main_sdram_bankmachine2_req_rdata_valid <= 1'd0;
	builder_bankmachine2_next_state <= 3'd0;
	main_sdram_bankmachine2_refresh_gnt <= 1'd0;
	main_sdram_bankmachine2_cmd_valid <= 1'd0;
	builder_bankmachine2_next_state <= builder_bankmachine2_state;
	case (builder_bankmachine2_state)
		1'd1: begin
			if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
				main_sdram_bankmachine2_cmd_valid <= 1'd1;
				if (main_sdram_bankmachine2_cmd_ready) begin
					builder_bankmachine2_next_state <= 2'd3;
				end
				main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
				main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			main_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
				builder_bankmachine2_next_state <= 2'd3;
			end
			main_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_sdram_bankmachine2_trccon_ready) begin
				main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				main_sdram_bankmachine2_row_open <= 1'd1;
				main_sdram_bankmachine2_cmd_valid <= 1'd1;
				main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (main_sdram_bankmachine2_cmd_ready) begin
					builder_bankmachine2_next_state <= 1'd0;
				end
				main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_sdram_bankmachine2_twtpcon_ready) begin
				main_sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			main_sdram_bankmachine2_row_close <= 1'd1;
			main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~main_sdram_bankmachine2_refresh_req)) begin
				builder_bankmachine2_next_state <= 1'd0;
			end
		end
		default: begin
			if (main_sdram_bankmachine2_refresh_req) begin
				builder_bankmachine2_next_state <= 3'd4;
			end else begin
				if (main_sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (main_sdram_bankmachine2_row_opened) begin
						if (main_sdram_bankmachine2_row_hit) begin
							main_sdram_bankmachine2_cmd_valid <= 1'd1;
							if (main_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								main_sdram_bankmachine2_req_wdata_ready <= main_sdram_bankmachine2_cmd_ready;
								main_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								main_sdram_bankmachine2_req_rdata_valid <= main_sdram_bankmachine2_cmd_ready;
								main_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							main_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((main_sdram_bankmachine2_cmd_ready & main_sdram_bankmachine2_auto_precharge)) begin
								builder_bankmachine2_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine2_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = main_sdram_bankmachine3_req_valid;
assign main_sdram_bankmachine3_req_ready = main_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = main_sdram_bankmachine3_req_we;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = main_sdram_bankmachine3_req_addr;
assign main_sdram_bankmachine3_cmd_buffer_sink_valid = main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = main_sdram_bankmachine3_cmd_buffer_sink_ready;
assign main_sdram_bankmachine3_cmd_buffer_sink_first = main_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign main_sdram_bankmachine3_cmd_buffer_sink_last = main_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign main_sdram_bankmachine3_cmd_buffer_sink_payload_we = main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign main_sdram_bankmachine3_cmd_buffer_sink_payload_addr = main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign main_sdram_bankmachine3_cmd_buffer_source_ready = (main_sdram_bankmachine3_req_wdata_ready | main_sdram_bankmachine3_req_rdata_valid);
assign main_sdram_bankmachine3_req_lock = (main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | main_sdram_bankmachine3_cmd_buffer_source_valid);
assign main_sdram_bankmachine3_row_hit = (main_sdram_bankmachine3_row == main_sdram_bankmachine3_cmd_buffer_source_payload_addr[22:10]);
assign main_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	main_sdram_bankmachine3_cmd_payload_a <= 13'd0;
	if (main_sdram_bankmachine3_row_col_n_addr_sel) begin
		main_sdram_bankmachine3_cmd_payload_a <= main_sdram_bankmachine3_cmd_buffer_source_payload_addr[22:10];
	end else begin
		main_sdram_bankmachine3_cmd_payload_a <= ((main_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_sdram_bankmachine3_cmd_buffer_source_payload_addr[9:0], {0{1'd0}}});
	end
end
assign main_sdram_bankmachine3_twtpcon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_cmd_payload_is_write);
assign main_sdram_bankmachine3_trccon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
assign main_sdram_bankmachine3_trascon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
always @(*) begin
	main_sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & main_sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[22:10] != main_sdram_bankmachine3_cmd_buffer_source_payload_addr[22:10])) begin
			main_sdram_bankmachine3_auto_precharge <= (main_sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = main_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = main_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = main_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = main_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = main_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_source_first = main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_source_last = main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = main_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = main_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (main_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= main_sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | main_sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign main_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = main_sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (main_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (main_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign main_sdram_bankmachine3_cmd_buffer_sink_ready = ((~main_sdram_bankmachine3_cmd_buffer_source_valid) | main_sdram_bankmachine3_cmd_buffer_source_ready);
always @(*) begin
	main_sdram_bankmachine3_row_open <= 1'd0;
	main_sdram_bankmachine3_row_close <= 1'd0;
	main_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	main_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	main_sdram_bankmachine3_cmd_payload_we <= 1'd0;
	main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	builder_bankmachine3_next_state <= 3'd0;
	main_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	main_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	main_sdram_bankmachine3_req_wdata_ready <= 1'd0;
	main_sdram_bankmachine3_req_rdata_valid <= 1'd0;
	main_sdram_bankmachine3_refresh_gnt <= 1'd0;
	main_sdram_bankmachine3_cmd_valid <= 1'd0;
	builder_bankmachine3_next_state <= builder_bankmachine3_state;
	case (builder_bankmachine3_state)
		1'd1: begin
			if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
				main_sdram_bankmachine3_cmd_valid <= 1'd1;
				if (main_sdram_bankmachine3_cmd_ready) begin
					builder_bankmachine3_next_state <= 2'd3;
				end
				main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
				main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			main_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
				builder_bankmachine3_next_state <= 2'd3;
			end
			main_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_sdram_bankmachine3_trccon_ready) begin
				main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				main_sdram_bankmachine3_row_open <= 1'd1;
				main_sdram_bankmachine3_cmd_valid <= 1'd1;
				main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (main_sdram_bankmachine3_cmd_ready) begin
					builder_bankmachine3_next_state <= 1'd0;
				end
				main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_sdram_bankmachine3_twtpcon_ready) begin
				main_sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			main_sdram_bankmachine3_row_close <= 1'd1;
			main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~main_sdram_bankmachine3_refresh_req)) begin
				builder_bankmachine3_next_state <= 1'd0;
			end
		end
		default: begin
			if (main_sdram_bankmachine3_refresh_req) begin
				builder_bankmachine3_next_state <= 3'd4;
			end else begin
				if (main_sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (main_sdram_bankmachine3_row_opened) begin
						if (main_sdram_bankmachine3_row_hit) begin
							main_sdram_bankmachine3_cmd_valid <= 1'd1;
							if (main_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								main_sdram_bankmachine3_req_wdata_ready <= main_sdram_bankmachine3_cmd_ready;
								main_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								main_sdram_bankmachine3_req_rdata_valid <= main_sdram_bankmachine3_cmd_ready;
								main_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							main_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((main_sdram_bankmachine3_cmd_ready & main_sdram_bankmachine3_auto_precharge)) begin
								builder_bankmachine3_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine3_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_sdram_choose_req_want_cmds = 1'd1;
assign main_sdram_trrdcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & ((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we)));
assign main_sdram_tfawcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & ((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we)));
assign main_sdram_ras_allowed = (main_sdram_trrdcon_ready & main_sdram_tfawcon_ready);
assign main_sdram_tccdcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_cmd_payload_is_write | main_sdram_choose_req_cmd_payload_is_read));
assign main_sdram_cas_allowed = main_sdram_tccdcon_ready;
assign main_sdram_twtrcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
assign main_sdram_read_available = ((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_read) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_read)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_read)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_read));
assign main_sdram_write_available = ((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_write) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_write)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_write)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_write));
assign main_sdram_max_time0 = (main_sdram_time0 == 1'd0);
assign main_sdram_max_time1 = (main_sdram_time1 == 1'd0);
assign main_sdram_bankmachine0_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine1_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine2_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine3_refresh_req = main_sdram_cmd_valid;
assign main_sdram_go_to_refresh = (((main_sdram_bankmachine0_refresh_gnt & main_sdram_bankmachine1_refresh_gnt) & main_sdram_bankmachine2_refresh_gnt) & main_sdram_bankmachine3_refresh_gnt);
assign main_sdram_interface_rdata = {main_sdram_dfi_p0_rddata};
assign {main_sdram_dfi_p0_wrdata} = main_sdram_interface_wdata;
assign {main_sdram_dfi_p0_wrdata_mask} = (~main_sdram_interface_wdata_we);
always @(*) begin
	main_sdram_choose_cmd_valids <= 4'd0;
	main_sdram_choose_cmd_valids[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
	main_sdram_choose_cmd_valids[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
	main_sdram_choose_cmd_valids[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
	main_sdram_choose_cmd_valids[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
end
assign main_sdram_choose_cmd_request = main_sdram_choose_cmd_valids;
assign main_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed0;
assign main_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed1;
assign main_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed2;
assign main_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed3;
assign main_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed4;
assign main_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed5;
always @(*) begin
	main_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (main_sdram_choose_cmd_cmd_valid) begin
		main_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
	end
end
always @(*) begin
	main_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (main_sdram_choose_cmd_cmd_valid) begin
		main_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
	end
end
always @(*) begin
	main_sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (main_sdram_choose_cmd_cmd_valid) begin
		main_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
	end
end
assign main_sdram_choose_cmd_ce = (main_sdram_choose_cmd_cmd_ready | (~main_sdram_choose_cmd_cmd_valid));
always @(*) begin
	main_sdram_choose_req_valids <= 4'd0;
	main_sdram_choose_req_valids[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
	main_sdram_choose_req_valids[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
	main_sdram_choose_req_valids[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
	main_sdram_choose_req_valids[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
end
assign main_sdram_choose_req_request = main_sdram_choose_req_valids;
assign main_sdram_choose_req_cmd_valid = builder_rhs_array_muxed6;
assign main_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed7;
assign main_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed8;
assign main_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed9;
assign main_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed10;
assign main_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed11;
always @(*) begin
	main_sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (main_sdram_choose_req_cmd_valid) begin
		main_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
	end
end
always @(*) begin
	main_sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (main_sdram_choose_req_cmd_valid) begin
		main_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
	end
end
always @(*) begin
	main_sdram_choose_req_cmd_payload_we <= 1'd0;
	if (main_sdram_choose_req_cmd_valid) begin
		main_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5;
	end
end
always @(*) begin
	main_sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd0))) begin
		main_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd0))) begin
		main_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd1))) begin
		main_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd1))) begin
		main_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd2))) begin
		main_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd2))) begin
		main_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd3))) begin
		main_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd3))) begin
		main_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
assign main_sdram_choose_req_ce = (main_sdram_choose_req_cmd_ready | (~main_sdram_choose_req_cmd_valid));
assign main_sdram_dfi_p0_reset_n = 1'd1;
assign main_sdram_dfi_p0_cke = {1{main_sdram_steerer0}};
assign main_sdram_dfi_p0_odt = {1{main_sdram_steerer1}};
always @(*) begin
	builder_multiplexer_next_state <= 3'd0;
	main_sdram_en0 <= 1'd0;
	main_sdram_choose_req_want_reads <= 1'd0;
	main_sdram_choose_req_want_writes <= 1'd0;
	main_sdram_cmd_ready <= 1'd0;
	main_sdram_choose_req_want_activates <= 1'd0;
	main_sdram_choose_req_cmd_ready <= 1'd0;
	main_sdram_steerer_sel <= 2'd0;
	main_sdram_en1 <= 1'd0;
	main_sdram_choose_req_want_activates <= main_sdram_ras_allowed;
	builder_multiplexer_next_state <= builder_multiplexer_state;
	case (builder_multiplexer_state)
		1'd1: begin
			main_sdram_en1 <= 1'd1;
			main_sdram_choose_req_want_writes <= 1'd1;
			if (1'd1) begin
				main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
			end else begin
				main_sdram_choose_req_want_activates <= main_sdram_ras_allowed;
				main_sdram_choose_req_cmd_ready <= ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed);
				main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
			end
			main_sdram_steerer_sel <= 1'd0;
			if (1'd1) begin
				main_sdram_steerer_sel <= 2'd2;
			end
			if (1'd1) begin
				main_sdram_steerer_sel <= 1'd1;
			end
			if (main_sdram_read_available) begin
				if (((~main_sdram_write_available) | main_sdram_max_time1)) begin
					builder_multiplexer_next_state <= 2'd3;
				end
			end
			if (main_sdram_go_to_refresh) begin
				builder_multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			main_sdram_steerer_sel <= 2'd3;
			main_sdram_cmd_ready <= 1'd1;
			if (main_sdram_cmd_last) begin
				builder_multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (main_sdram_twtrcon_ready) begin
				builder_multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			builder_multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			builder_multiplexer_next_state <= 1'd1;
		end
		default: begin
			main_sdram_en0 <= 1'd1;
			main_sdram_choose_req_want_reads <= 1'd1;
			if (1'd1) begin
				main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
			end else begin
				main_sdram_choose_req_want_activates <= main_sdram_ras_allowed;
				main_sdram_choose_req_cmd_ready <= ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed);
				main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
			end
			main_sdram_steerer_sel <= 1'd0;
			if (1'd1) begin
				main_sdram_steerer_sel <= 2'd2;
			end
			if (1'd1) begin
				main_sdram_steerer_sel <= 1'd1;
			end
			if (main_sdram_write_available) begin
				if (((~main_sdram_read_available) | main_sdram_max_time0)) begin
					builder_multiplexer_next_state <= 3'd4;
				end
			end
			if (main_sdram_go_to_refresh) begin
				builder_multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign builder_roundrobin0_request = {(((main_port_cmd_payload_addr[11:10] == 1'd0) & (~(((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin0_ce = ((~main_sdram_interface_bank0_valid) & (~main_sdram_interface_bank0_lock));
assign main_sdram_interface_bank0_addr = builder_rhs_array_muxed12;
assign main_sdram_interface_bank0_we = builder_rhs_array_muxed13;
assign main_sdram_interface_bank0_valid = builder_rhs_array_muxed14;
assign builder_roundrobin1_request = {(((main_port_cmd_payload_addr[11:10] == 1'd1) & (~(((builder_locked1 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin1_ce = ((~main_sdram_interface_bank1_valid) & (~main_sdram_interface_bank1_lock));
assign main_sdram_interface_bank1_addr = builder_rhs_array_muxed15;
assign main_sdram_interface_bank1_we = builder_rhs_array_muxed16;
assign main_sdram_interface_bank1_valid = builder_rhs_array_muxed17;
assign builder_roundrobin2_request = {(((main_port_cmd_payload_addr[11:10] == 2'd2) & (~(((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin2_ce = ((~main_sdram_interface_bank2_valid) & (~main_sdram_interface_bank2_lock));
assign main_sdram_interface_bank2_addr = builder_rhs_array_muxed18;
assign main_sdram_interface_bank2_we = builder_rhs_array_muxed19;
assign main_sdram_interface_bank2_valid = builder_rhs_array_muxed20;
assign builder_roundrobin3_request = {(((main_port_cmd_payload_addr[11:10] == 2'd3) & (~(((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin3_ce = ((~main_sdram_interface_bank3_valid) & (~main_sdram_interface_bank3_lock));
assign main_sdram_interface_bank3_addr = builder_rhs_array_muxed21;
assign main_sdram_interface_bank3_we = builder_rhs_array_muxed22;
assign main_sdram_interface_bank3_valid = builder_rhs_array_muxed23;
assign main_port_cmd_ready = ((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_port_cmd_payload_addr[11:10] == 1'd0) & (~(((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0)))))) & main_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_port_cmd_payload_addr[11:10] == 1'd1) & (~(((builder_locked1 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0)))))) & main_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_port_cmd_payload_addr[11:10] == 2'd2) & (~(((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0)))))) & main_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_port_cmd_payload_addr[11:10] == 2'd3) & (~(((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0)))))) & main_sdram_interface_bank3_ready));
assign main_port_wdata_ready = builder_new_master_wdata_ready;
assign main_port_rdata_valid = builder_new_master_rdata_valid3;
always @(*) begin
	main_sdram_interface_wdata <= 8'd0;
	main_sdram_interface_wdata_we <= 1'd0;
	case ({builder_new_master_wdata_ready})
		1'd1: begin
			main_sdram_interface_wdata <= main_port_wdata_payload_data;
			main_sdram_interface_wdata_we <= main_port_wdata_payload_we;
		end
		default: begin
			main_sdram_interface_wdata <= 1'd0;
			main_sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign main_port_rdata_payload_data = main_sdram_interface_rdata;
assign builder_roundrobin0_grant = 1'd0;
assign builder_roundrobin1_grant = 1'd0;
assign builder_roundrobin2_grant = 1'd0;
assign builder_roundrobin3_grant = 1'd0;
assign main_data_port_adr = main_wb_sdram_adr[7:2];
always @(*) begin
	main_data_port_we <= 16'd0;
	main_data_port_dat_w <= 128'd0;
	if (main_write_from_slave) begin
		main_data_port_dat_w <= main_interface_dat_r;
		main_data_port_we <= {16{1'd1}};
	end else begin
		main_data_port_dat_w <= {4{main_wb_sdram_dat_w}};
		if ((((main_wb_sdram_cyc & main_wb_sdram_stb) & main_wb_sdram_we) & main_wb_sdram_ack)) begin
			main_data_port_we <= {({4{(main_wb_sdram_adr[1:0] == 1'd0)}} & main_wb_sdram_sel), ({4{(main_wb_sdram_adr[1:0] == 1'd1)}} & main_wb_sdram_sel), ({4{(main_wb_sdram_adr[1:0] == 2'd2)}} & main_wb_sdram_sel), ({4{(main_wb_sdram_adr[1:0] == 2'd3)}} & main_wb_sdram_sel)};
		end
	end
end
assign main_interface_dat_w = main_data_port_dat_r;
assign main_interface_sel = 16'd65535;
always @(*) begin
	main_wb_sdram_dat_r <= 32'd0;
	case (main_adr_offset_r)
		1'd0: begin
			main_wb_sdram_dat_r <= main_data_port_dat_r[127:96];
		end
		1'd1: begin
			main_wb_sdram_dat_r <= main_data_port_dat_r[95:64];
		end
		2'd2: begin
			main_wb_sdram_dat_r <= main_data_port_dat_r[63:32];
		end
		default: begin
			main_wb_sdram_dat_r <= main_data_port_dat_r[31:0];
		end
	endcase
end
assign {main_tag_do_dirty, main_tag_do_tag} = main_tag_port_dat_r;
assign main_tag_port_dat_w = {main_tag_di_dirty, main_tag_di_tag};
assign main_tag_port_adr = main_wb_sdram_adr[7:2];
assign main_tag_di_tag = main_wb_sdram_adr[29:8];
assign main_interface_adr = {main_tag_do_tag, main_wb_sdram_adr[7:2]};
always @(*) begin
	main_interface_stb <= 1'd0;
	main_tag_port_we <= 1'd0;
	main_interface_we <= 1'd0;
	main_wb_sdram_ack <= 1'd0;
	builder_fullmemorywe_next_state <= 2'd0;
	main_tag_di_dirty <= 1'd0;
	main_word_clr <= 1'd0;
	main_word_inc <= 1'd0;
	main_write_from_slave <= 1'd0;
	main_interface_cyc <= 1'd0;
	builder_fullmemorywe_next_state <= builder_fullmemorywe_state;
	case (builder_fullmemorywe_state)
		1'd1: begin
			main_word_clr <= 1'd1;
			if ((main_tag_do_tag == main_wb_sdram_adr[29:8])) begin
				main_wb_sdram_ack <= 1'd1;
				if (main_wb_sdram_we) begin
					main_tag_di_dirty <= 1'd1;
					main_tag_port_we <= 1'd1;
				end
				builder_fullmemorywe_next_state <= 1'd0;
			end else begin
				if (main_tag_do_dirty) begin
					builder_fullmemorywe_next_state <= 2'd2;
				end else begin
					main_tag_port_we <= 1'd1;
					main_word_clr <= 1'd1;
					builder_fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			main_interface_stb <= 1'd1;
			main_interface_cyc <= 1'd1;
			main_interface_we <= 1'd1;
			if (main_interface_ack) begin
				main_word_inc <= 1'd1;
				if (1'd1) begin
					main_tag_port_we <= 1'd1;
					main_word_clr <= 1'd1;
					builder_fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			main_interface_stb <= 1'd1;
			main_interface_cyc <= 1'd1;
			main_interface_we <= 1'd0;
			if (main_interface_ack) begin
				main_write_from_slave <= 1'd1;
				main_word_inc <= 1'd1;
				if (1'd1) begin
					builder_fullmemorywe_next_state <= 1'd1;
				end else begin
					builder_fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		default: begin
			if ((main_wb_sdram_cyc & main_wb_sdram_stb)) begin
				builder_fullmemorywe_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_wishbone_bridge_cmd_payload_addr = (main_interface_adr - 27'd67108864);
assign main_wishbone_bridge_cmd_payload_we = main_interface_we;
assign main_wishbone_bridge_cmd_last = (~main_interface_we);
assign main_wishbone_bridge_flush = (~main_interface_cyc);
always @(*) begin
	main_wishbone_bridge_wdata_valid <= 1'd0;
	main_wishbone_bridge_wdata_valid <= (main_interface_stb & main_interface_we);
	if (1'd0) begin
		if ((~main_wishbone_bridge_is_ongoing)) begin
			main_wishbone_bridge_wdata_valid <= 1'd0;
		end
	end
end
assign main_wishbone_bridge_wdata_payload_data = main_interface_dat_w;
assign main_wishbone_bridge_wdata_payload_we = main_interface_sel;
assign main_wishbone_bridge_rdata_ready = 1'd1;
always @(*) begin
	builder_litedramnativeportconverter_next_state <= 1'd0;
	main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value <= 4'd0;
	main_wishbone_bridge_cmd_ready <= 1'd0;
	main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce <= 1'd0;
	main_port_cmd_payload_we <= 1'd0;
	main_port_cmd_payload_addr <= 25'd0;
	main_port_cmd_valid <= 1'd0;
	builder_litedramnativeportconverter_next_state <= builder_litedramnativeportconverter_state;
	case (builder_litedramnativeportconverter_state)
		1'd1: begin
			main_port_cmd_valid <= 1'd1;
			main_port_cmd_payload_we <= main_wishbone_bridge_cmd_payload_we;
			main_port_cmd_payload_addr <= ((main_wishbone_bridge_cmd_payload_addr * 5'd16) + main_wishbone_bridge_count);
			if (main_port_cmd_ready) begin
				main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value <= (main_wishbone_bridge_count + 1'd1);
				main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce <= 1'd1;
				if ((main_wishbone_bridge_count == 4'd15)) begin
					main_wishbone_bridge_cmd_ready <= 1'd1;
					builder_litedramnativeportconverter_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value <= 1'd0;
			main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce <= 1'd1;
			if (main_wishbone_bridge_cmd_valid) begin
				builder_litedramnativeportconverter_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_wishbone_bridge_wdata_converter_converter_sink_valid = main_wishbone_bridge_wdata_converter_sink_valid;
assign main_wishbone_bridge_wdata_converter_converter_sink_first = main_wishbone_bridge_wdata_converter_sink_first;
assign main_wishbone_bridge_wdata_converter_converter_sink_last = main_wishbone_bridge_wdata_converter_sink_last;
assign main_wishbone_bridge_wdata_converter_sink_ready = main_wishbone_bridge_wdata_converter_converter_sink_ready;
always @(*) begin
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data <= 144'd0;
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[7:0] <= main_wishbone_bridge_wdata_converter_sink_payload_data[7:0];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[8] <= main_wishbone_bridge_wdata_converter_sink_payload_we[0];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[16:9] <= main_wishbone_bridge_wdata_converter_sink_payload_data[15:8];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[17] <= main_wishbone_bridge_wdata_converter_sink_payload_we[1];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[25:18] <= main_wishbone_bridge_wdata_converter_sink_payload_data[23:16];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[26] <= main_wishbone_bridge_wdata_converter_sink_payload_we[2];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[34:27] <= main_wishbone_bridge_wdata_converter_sink_payload_data[31:24];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[35] <= main_wishbone_bridge_wdata_converter_sink_payload_we[3];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[43:36] <= main_wishbone_bridge_wdata_converter_sink_payload_data[39:32];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[44] <= main_wishbone_bridge_wdata_converter_sink_payload_we[4];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[52:45] <= main_wishbone_bridge_wdata_converter_sink_payload_data[47:40];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[53] <= main_wishbone_bridge_wdata_converter_sink_payload_we[5];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[61:54] <= main_wishbone_bridge_wdata_converter_sink_payload_data[55:48];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[62] <= main_wishbone_bridge_wdata_converter_sink_payload_we[6];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[70:63] <= main_wishbone_bridge_wdata_converter_sink_payload_data[63:56];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[71] <= main_wishbone_bridge_wdata_converter_sink_payload_we[7];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[79:72] <= main_wishbone_bridge_wdata_converter_sink_payload_data[71:64];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[80] <= main_wishbone_bridge_wdata_converter_sink_payload_we[8];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[88:81] <= main_wishbone_bridge_wdata_converter_sink_payload_data[79:72];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[89] <= main_wishbone_bridge_wdata_converter_sink_payload_we[9];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[97:90] <= main_wishbone_bridge_wdata_converter_sink_payload_data[87:80];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[98] <= main_wishbone_bridge_wdata_converter_sink_payload_we[10];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[106:99] <= main_wishbone_bridge_wdata_converter_sink_payload_data[95:88];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[107] <= main_wishbone_bridge_wdata_converter_sink_payload_we[11];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[115:108] <= main_wishbone_bridge_wdata_converter_sink_payload_data[103:96];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[116] <= main_wishbone_bridge_wdata_converter_sink_payload_we[12];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[124:117] <= main_wishbone_bridge_wdata_converter_sink_payload_data[111:104];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[125] <= main_wishbone_bridge_wdata_converter_sink_payload_we[13];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[133:126] <= main_wishbone_bridge_wdata_converter_sink_payload_data[119:112];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[134] <= main_wishbone_bridge_wdata_converter_sink_payload_we[14];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[142:135] <= main_wishbone_bridge_wdata_converter_sink_payload_data[127:120];
	main_wishbone_bridge_wdata_converter_converter_sink_payload_data[143] <= main_wishbone_bridge_wdata_converter_sink_payload_we[15];
end
assign main_wishbone_bridge_wdata_converter_source_valid = main_wishbone_bridge_wdata_converter_source_source_valid;
assign main_wishbone_bridge_wdata_converter_source_first = main_wishbone_bridge_wdata_converter_source_source_first;
assign main_wishbone_bridge_wdata_converter_source_last = main_wishbone_bridge_wdata_converter_source_source_last;
assign main_wishbone_bridge_wdata_converter_source_source_ready = main_wishbone_bridge_wdata_converter_source_ready;
assign {main_wishbone_bridge_wdata_converter_source_payload_we, main_wishbone_bridge_wdata_converter_source_payload_data} = main_wishbone_bridge_wdata_converter_source_source_payload_data;
assign main_wishbone_bridge_wdata_converter_source_source_valid = main_wishbone_bridge_wdata_converter_converter_source_valid;
assign main_wishbone_bridge_wdata_converter_converter_source_ready = main_wishbone_bridge_wdata_converter_source_source_ready;
assign main_wishbone_bridge_wdata_converter_source_source_first = main_wishbone_bridge_wdata_converter_converter_source_first;
assign main_wishbone_bridge_wdata_converter_source_source_last = main_wishbone_bridge_wdata_converter_converter_source_last;
assign main_wishbone_bridge_wdata_converter_source_source_payload_data = main_wishbone_bridge_wdata_converter_converter_source_payload_data;
assign main_wishbone_bridge_wdata_converter_converter_first = (main_wishbone_bridge_wdata_converter_converter_mux == 1'd0);
assign main_wishbone_bridge_wdata_converter_converter_last = (main_wishbone_bridge_wdata_converter_converter_mux == 4'd15);
assign main_wishbone_bridge_wdata_converter_converter_source_valid = main_wishbone_bridge_wdata_converter_converter_sink_valid;
assign main_wishbone_bridge_wdata_converter_converter_source_first = (main_wishbone_bridge_wdata_converter_converter_sink_first & main_wishbone_bridge_wdata_converter_converter_first);
assign main_wishbone_bridge_wdata_converter_converter_source_last = (main_wishbone_bridge_wdata_converter_converter_sink_last & main_wishbone_bridge_wdata_converter_converter_last);
assign main_wishbone_bridge_wdata_converter_converter_sink_ready = (main_wishbone_bridge_wdata_converter_converter_last & main_wishbone_bridge_wdata_converter_converter_source_ready);
always @(*) begin
	main_wishbone_bridge_wdata_converter_converter_source_payload_data <= 9'd0;
	case (main_wishbone_bridge_wdata_converter_converter_mux)
		1'd0: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[8:0];
		end
		1'd1: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[17:9];
		end
		2'd2: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[26:18];
		end
		2'd3: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[35:27];
		end
		3'd4: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[44:36];
		end
		3'd5: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[53:45];
		end
		3'd6: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[62:54];
		end
		3'd7: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[71:63];
		end
		4'd8: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[80:72];
		end
		4'd9: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[89:81];
		end
		4'd10: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[98:90];
		end
		4'd11: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[107:99];
		end
		4'd12: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[116:108];
		end
		4'd13: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[125:117];
		end
		4'd14: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[134:126];
		end
		default: begin
			main_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_wishbone_bridge_wdata_converter_converter_sink_payload_data[143:135];
		end
	endcase
end
assign main_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count = main_wishbone_bridge_wdata_converter_converter_last;
assign main_wishbone_bridge_wdata_converter_sink_valid = main_wishbone_bridge_wdata_valid;
assign main_wishbone_bridge_wdata_ready = main_wishbone_bridge_wdata_converter_sink_ready;
assign main_wishbone_bridge_wdata_converter_sink_first = main_wishbone_bridge_wdata_first;
assign main_wishbone_bridge_wdata_converter_sink_last = main_wishbone_bridge_wdata_last;
assign main_wishbone_bridge_wdata_converter_sink_payload_data = main_wishbone_bridge_wdata_payload_data;
assign main_wishbone_bridge_wdata_converter_sink_payload_we = main_wishbone_bridge_wdata_payload_we;
assign main_port_wdata_valid = main_wishbone_bridge_wdata_converter_source_valid;
assign main_wishbone_bridge_wdata_converter_source_ready = main_port_wdata_ready;
assign main_port_wdata_first = main_wishbone_bridge_wdata_converter_source_first;
assign main_port_wdata_last = main_wishbone_bridge_wdata_converter_source_last;
assign main_port_wdata_payload_data = main_wishbone_bridge_wdata_converter_source_payload_data;
assign main_port_wdata_payload_we = main_wishbone_bridge_wdata_converter_source_payload_we;
assign main_wishbone_bridge_rdata_converter_converter_sink_valid = main_wishbone_bridge_rdata_converter_sink_valid;
assign main_wishbone_bridge_rdata_converter_converter_sink_first = main_wishbone_bridge_rdata_converter_sink_first;
assign main_wishbone_bridge_rdata_converter_converter_sink_last = main_wishbone_bridge_rdata_converter_sink_last;
assign main_wishbone_bridge_rdata_converter_sink_ready = main_wishbone_bridge_rdata_converter_converter_sink_ready;
assign main_wishbone_bridge_rdata_converter_converter_sink_payload_data = {main_wishbone_bridge_rdata_converter_sink_payload_data};
assign main_wishbone_bridge_rdata_converter_source_valid = main_wishbone_bridge_rdata_converter_source_source_valid;
assign main_wishbone_bridge_rdata_converter_source_first = main_wishbone_bridge_rdata_converter_source_source_first;
assign main_wishbone_bridge_rdata_converter_source_last = main_wishbone_bridge_rdata_converter_source_source_last;
assign main_wishbone_bridge_rdata_converter_source_source_ready = main_wishbone_bridge_rdata_converter_source_ready;
always @(*) begin
	main_wishbone_bridge_rdata_converter_source_payload_data <= 128'd0;
	main_wishbone_bridge_rdata_converter_source_payload_data[7:0] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[7:0];
	main_wishbone_bridge_rdata_converter_source_payload_data[15:8] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[15:8];
	main_wishbone_bridge_rdata_converter_source_payload_data[23:16] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[23:16];
	main_wishbone_bridge_rdata_converter_source_payload_data[31:24] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[31:24];
	main_wishbone_bridge_rdata_converter_source_payload_data[39:32] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[39:32];
	main_wishbone_bridge_rdata_converter_source_payload_data[47:40] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[47:40];
	main_wishbone_bridge_rdata_converter_source_payload_data[55:48] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[55:48];
	main_wishbone_bridge_rdata_converter_source_payload_data[63:56] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[63:56];
	main_wishbone_bridge_rdata_converter_source_payload_data[71:64] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[71:64];
	main_wishbone_bridge_rdata_converter_source_payload_data[79:72] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[79:72];
	main_wishbone_bridge_rdata_converter_source_payload_data[87:80] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[87:80];
	main_wishbone_bridge_rdata_converter_source_payload_data[95:88] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[95:88];
	main_wishbone_bridge_rdata_converter_source_payload_data[103:96] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[103:96];
	main_wishbone_bridge_rdata_converter_source_payload_data[111:104] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[111:104];
	main_wishbone_bridge_rdata_converter_source_payload_data[119:112] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[119:112];
	main_wishbone_bridge_rdata_converter_source_payload_data[127:120] <= main_wishbone_bridge_rdata_converter_source_source_payload_data[127:120];
end
assign main_wishbone_bridge_rdata_converter_source_source_valid = main_wishbone_bridge_rdata_converter_converter_source_valid;
assign main_wishbone_bridge_rdata_converter_converter_source_ready = main_wishbone_bridge_rdata_converter_source_source_ready;
assign main_wishbone_bridge_rdata_converter_source_source_first = main_wishbone_bridge_rdata_converter_converter_source_first;
assign main_wishbone_bridge_rdata_converter_source_source_last = main_wishbone_bridge_rdata_converter_converter_source_last;
assign main_wishbone_bridge_rdata_converter_source_source_payload_data = main_wishbone_bridge_rdata_converter_converter_source_payload_data;
assign main_wishbone_bridge_rdata_converter_converter_sink_ready = ((~main_wishbone_bridge_rdata_converter_converter_strobe_all) | main_wishbone_bridge_rdata_converter_converter_source_ready);
assign main_wishbone_bridge_rdata_converter_converter_source_valid = main_wishbone_bridge_rdata_converter_converter_strobe_all;
assign main_wishbone_bridge_rdata_converter_converter_load_part = (main_wishbone_bridge_rdata_converter_converter_sink_valid & main_wishbone_bridge_rdata_converter_converter_sink_ready);
assign main_wishbone_bridge_rdata_converter_sink_valid = main_port_rdata_valid;
assign main_port_rdata_ready = main_wishbone_bridge_rdata_converter_sink_ready;
assign main_wishbone_bridge_rdata_converter_sink_first = main_port_rdata_first;
assign main_wishbone_bridge_rdata_converter_sink_last = main_port_rdata_last;
assign main_wishbone_bridge_rdata_converter_sink_payload_data = main_port_rdata_payload_data;
assign main_wishbone_bridge_rdata_valid = main_wishbone_bridge_rdata_converter_source_valid;
assign main_wishbone_bridge_rdata_converter_source_ready = main_wishbone_bridge_rdata_ready;
assign main_wishbone_bridge_rdata_first = main_wishbone_bridge_rdata_converter_source_first;
assign main_wishbone_bridge_rdata_last = main_wishbone_bridge_rdata_converter_source_last;
assign main_wishbone_bridge_rdata_payload_data = main_wishbone_bridge_rdata_converter_source_payload_data;
always @(*) begin
	main_wishbone_bridge_aborted_subfragments_fsm_next_value <= 1'd0;
	main_wishbone_bridge_cmd_valid <= 1'd0;
	main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce <= 1'd0;
	main_interface_ack <= 1'd0;
	builder_fsm_next_state <= 2'd0;
	main_wishbone_bridge_is_ongoing <= 1'd0;
	main_interface_dat_r <= 128'd0;
	builder_fsm_next_state <= builder_fsm_state;
	case (builder_fsm_state)
		1'd1: begin
			main_wishbone_bridge_is_ongoing <= 1'd1;
			main_wishbone_bridge_aborted_subfragments_fsm_next_value <= ((~main_interface_cyc) | main_wishbone_bridge_aborted);
			main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce <= 1'd1;
			if ((main_wishbone_bridge_wdata_valid & main_wishbone_bridge_wdata_ready)) begin
				main_interface_ack <= (main_interface_cyc & (~main_wishbone_bridge_aborted));
				builder_fsm_next_state <= 1'd0;
			end
		end
		2'd2: begin
			main_wishbone_bridge_aborted_subfragments_fsm_next_value <= ((~main_interface_cyc) | main_wishbone_bridge_aborted);
			main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce <= 1'd1;
			if (main_wishbone_bridge_rdata_valid) begin
				main_interface_ack <= (main_interface_cyc & (~main_wishbone_bridge_aborted));
				main_interface_dat_r <= main_wishbone_bridge_rdata_payload_data;
				builder_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			main_wishbone_bridge_cmd_valid <= (main_interface_cyc & main_interface_stb);
			if (((main_wishbone_bridge_cmd_valid & main_wishbone_bridge_cmd_ready) & main_interface_we)) begin
				builder_fsm_next_state <= 1'd1;
			end
			if (((main_wishbone_bridge_cmd_valid & main_wishbone_bridge_cmd_ready) & (~main_interface_we))) begin
				builder_fsm_next_state <= 2'd2;
			end
			main_wishbone_bridge_aborted_subfragments_fsm_next_value <= 1'd0;
			main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce <= 1'd1;
		end
	endcase
end
always @(*) begin
	builder_basesoc_wishbone_dat_r <= 32'd0;
	builder_next_state <= 2'd0;
	builder_basesoc_dat_w_basesoc_next_value0 <= 32'd0;
	builder_basesoc_dat_w_basesoc_next_value_ce0 <= 1'd0;
	builder_basesoc_wishbone_ack <= 1'd0;
	builder_basesoc_adr_basesoc_next_value1 <= 14'd0;
	builder_basesoc_adr_basesoc_next_value_ce1 <= 1'd0;
	builder_basesoc_we_basesoc_next_value2 <= 1'd0;
	builder_basesoc_we_basesoc_next_value_ce2 <= 1'd0;
	builder_next_state <= builder_state;
	case (builder_state)
		1'd1: begin
			builder_basesoc_adr_basesoc_next_value1 <= 1'd0;
			builder_basesoc_adr_basesoc_next_value_ce1 <= 1'd1;
			builder_basesoc_we_basesoc_next_value2 <= 1'd0;
			builder_basesoc_we_basesoc_next_value_ce2 <= 1'd1;
			builder_next_state <= 2'd2;
		end
		2'd2: begin
			builder_basesoc_wishbone_ack <= 1'd1;
			builder_basesoc_wishbone_dat_r <= builder_basesoc_dat_r;
			builder_next_state <= 1'd0;
		end
		default: begin
			builder_basesoc_dat_w_basesoc_next_value0 <= builder_basesoc_wishbone_dat_w;
			builder_basesoc_dat_w_basesoc_next_value_ce0 <= 1'd1;
			if ((builder_basesoc_wishbone_cyc & builder_basesoc_wishbone_stb)) begin
				builder_basesoc_adr_basesoc_next_value1 <= builder_basesoc_wishbone_adr;
				builder_basesoc_adr_basesoc_next_value_ce1 <= 1'd1;
				builder_basesoc_we_basesoc_next_value2 <= (builder_basesoc_wishbone_we & (builder_basesoc_wishbone_sel != 1'd0));
				builder_basesoc_we_basesoc_next_value_ce2 <= 1'd1;
				builder_next_state <= 1'd1;
			end
		end
	endcase
end
assign builder_shared_adr = builder_rhs_array_muxed24;
assign builder_shared_dat_w = builder_rhs_array_muxed25;
assign builder_shared_sel = builder_rhs_array_muxed26;
assign builder_shared_cyc = builder_rhs_array_muxed27;
assign builder_shared_stb = builder_rhs_array_muxed28;
assign builder_shared_we = builder_rhs_array_muxed29;
assign builder_shared_cti = builder_rhs_array_muxed30;
assign builder_shared_bte = builder_rhs_array_muxed31;
assign main_basesoc_serv_ibus_dat_r = builder_shared_dat_r;
assign main_basesoc_serv_dbus_dat_r = builder_shared_dat_r;
assign main_uart_bridge_wishbone_dat_r = builder_shared_dat_r;
assign main_basesoc_serv_ibus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign main_basesoc_serv_dbus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign main_uart_bridge_wishbone_ack = (builder_shared_ack & (builder_grant == 2'd2));
assign main_basesoc_serv_ibus_err = (builder_shared_err & (builder_grant == 1'd0));
assign main_basesoc_serv_dbus_err = (builder_shared_err & (builder_grant == 1'd1));
assign main_uart_bridge_wishbone_err = (builder_shared_err & (builder_grant == 2'd2));
assign builder_request = {main_uart_bridge_wishbone_cyc, main_basesoc_serv_dbus_cyc, main_basesoc_serv_ibus_cyc};
always @(*) begin
	builder_slave_sel <= 4'd0;
	builder_slave_sel[0] <= (builder_shared_adr[29:9] == 14'd8192);
	builder_slave_sel[1] <= (builder_shared_adr[29:22] == 8'd128);
	builder_slave_sel[2] <= (builder_shared_adr[29:23] == 6'd32);
	builder_slave_sel[3] <= (builder_shared_adr[29:14] == 16'd33280);
end
assign main_basesoc_ram_bus_adr = builder_shared_adr;
assign main_basesoc_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_ram_bus_sel = builder_shared_sel;
assign main_basesoc_ram_bus_stb = builder_shared_stb;
assign main_basesoc_ram_bus_we = builder_shared_we;
assign main_basesoc_ram_bus_cti = builder_shared_cti;
assign main_basesoc_ram_bus_bte = builder_shared_bte;
assign main_bus_adr = builder_shared_adr;
assign main_bus_dat_w = builder_shared_dat_w;
assign main_bus_sel = builder_shared_sel;
assign main_bus_stb = builder_shared_stb;
assign main_bus_we = builder_shared_we;
assign main_bus_cti = builder_shared_cti;
assign main_bus_bte = builder_shared_bte;
assign main_wb_sdram_adr = builder_shared_adr;
assign main_wb_sdram_dat_w = builder_shared_dat_w;
assign main_wb_sdram_sel = builder_shared_sel;
assign main_wb_sdram_stb = builder_shared_stb;
assign main_wb_sdram_we = builder_shared_we;
assign main_wb_sdram_cti = builder_shared_cti;
assign main_wb_sdram_bte = builder_shared_bte;
assign builder_basesoc_wishbone_adr = builder_shared_adr;
assign builder_basesoc_wishbone_dat_w = builder_shared_dat_w;
assign builder_basesoc_wishbone_sel = builder_shared_sel;
assign builder_basesoc_wishbone_stb = builder_shared_stb;
assign builder_basesoc_wishbone_we = builder_shared_we;
assign builder_basesoc_wishbone_cti = builder_shared_cti;
assign builder_basesoc_wishbone_bte = builder_shared_bte;
assign main_basesoc_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_bus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign main_wb_sdram_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign builder_basesoc_wishbone_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign builder_shared_err = (((main_basesoc_ram_bus_err | main_bus_err) | main_wb_sdram_err) | builder_basesoc_wishbone_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
	builder_shared_ack <= 1'd0;
	builder_error <= 1'd0;
	builder_shared_dat_r <= 32'd0;
	builder_shared_ack <= (((main_basesoc_ram_bus_ack | main_bus_ack) | main_wb_sdram_ack) | builder_basesoc_wishbone_ack);
	builder_shared_dat_r <= (((({32{builder_slave_sel_r[0]}} & main_basesoc_ram_bus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_bus_dat_r)) | ({32{builder_slave_sel_r[2]}} & main_wb_sdram_dat_r)) | ({32{builder_slave_sel_r[3]}} & builder_basesoc_wishbone_dat_r));
	if (builder_done) begin
		builder_shared_dat_r <= 32'd4294967295;
		builder_shared_ack <= 1'd1;
		builder_error <= 1'd1;
	end
end
assign builder_done = (builder_count == 1'd0);
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
	builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
		builder_csr_bankarray_csrbank0_reset0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
	builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
		builder_csr_bankarray_csrbank0_scratch0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
	builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
		builder_csr_bankarray_csrbank0_bus_errors_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
	end
end
always @(*) begin
	main_basesoc_soc_rst <= 1'd0;
	if (main_basesoc_reset_re) begin
		main_basesoc_soc_rst <= main_basesoc_reset_storage[0];
	end
end
assign main_basesoc_cpu_rst = main_basesoc_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_basesoc_reset_storage[1:0];
assign builder_csr_bankarray_csrbank0_scratch0_w = main_basesoc_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_basesoc_bus_errors_status[31:0];
assign main_basesoc_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
	builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
	if (builder_csr_bankarray_sel_r) begin
		builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
	end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank1_out0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank1_out0_re <= 1'd0;
	builder_csr_bankarray_csrbank1_out0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank1_out0_re <= builder_csr_bankarray_interface1_bank_bus_we;
		builder_csr_bankarray_csrbank1_out0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank1_out0_w = main_leds_storage[3:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank2_dfii_control0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_dfii_control0_re <= 1'd0;
	builder_csr_bankarray_csrbank2_dfii_control0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank2_dfii_control0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_dfii_control0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_dfii_pi0_command0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[5:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_dfii_pi0_command0_we <= 1'd0;
	builder_csr_bankarray_csrbank2_dfii_pi0_command0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank2_dfii_pi0_command0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_dfii_pi0_command0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign main_sdram_command_issue_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	main_sdram_command_issue_we <= 1'd0;
	main_sdram_command_issue_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		main_sdram_command_issue_re <= builder_csr_bankarray_interface2_bank_bus_we;
		main_sdram_command_issue_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_dfii_pi0_address0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[12:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_dfii_pi0_address0_re <= 1'd0;
	builder_csr_bankarray_csrbank2_dfii_pi0_address0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank2_dfii_pi0_address0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_dfii_pi0_address0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re <= 1'd0;
	builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we <= 1'd0;
	builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_dfii_pi0_rddata_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re <= 1'd0;
	builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign main_sdram_sel = main_sdram_storage[0];
assign main_sdram_cke1 = main_sdram_storage[1];
assign main_sdram_odt = main_sdram_storage[2];
assign main_sdram_reset_n = main_sdram_storage[3];
assign builder_csr_bankarray_csrbank2_dfii_control0_w = main_sdram_storage[3:0];
assign builder_csr_bankarray_csrbank2_dfii_pi0_command0_w = main_sdram_command_storage[5:0];
assign builder_csr_bankarray_csrbank2_dfii_pi0_address0_w = main_sdram_address_storage[12:0];
assign builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_w = main_sdram_baddress_storage[1:0];
assign builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_w = main_sdram_wrdata_storage[7:0];
assign builder_csr_bankarray_csrbank2_dfii_pi0_rddata_w = main_sdram_rddata_status[7:0];
assign main_sdram_rddata_we = builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we;
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank3_bitbang0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank3_bitbang0_re <= 1'd0;
	builder_csr_bankarray_csrbank3_bitbang0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank3_bitbang0_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_bitbang0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank3_miso_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank3_miso_we <= 1'd0;
	builder_csr_bankarray_csrbank3_miso_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank3_miso_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_miso_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank3_bitbang_en0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank3_bitbang_en0_re <= 1'd0;
	builder_csr_bankarray_csrbank3_bitbang_en0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank3_bitbang_en0_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_bitbang_en0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign main_mosi = main_bitbang_storage[0];
assign main_clk0 = main_bitbang_storage[1];
assign main_cs_n0 = main_bitbang_storage[2];
assign main_dir = main_bitbang_storage[3];
assign builder_csr_bankarray_csrbank3_bitbang0_w = main_bitbang_storage[3:0];
assign builder_csr_bankarray_csrbank3_miso_w = main_miso_status;
assign main_miso_we = builder_csr_bankarray_csrbank3_miso_we;
assign builder_csr_bankarray_csrbank3_bitbang_en0_w = main_bitbang_en_storage;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank4_load0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank4_load0_we <= 1'd0;
	builder_csr_bankarray_csrbank4_load0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank4_load0_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_load0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_reload0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank4_reload0_re <= 1'd0;
	builder_csr_bankarray_csrbank4_reload0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank4_reload0_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_reload0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_en0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank4_en0_we <= 1'd0;
	builder_csr_bankarray_csrbank4_en0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank4_en0_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_en0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_update_value0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank4_update_value0_re <= 1'd0;
	builder_csr_bankarray_csrbank4_update_value0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank4_update_value0_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_update_value0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_value_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank4_value_re <= 1'd0;
	builder_csr_bankarray_csrbank4_value_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank4_value_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_value_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_ev_status_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank4_ev_status_we <= 1'd0;
	builder_csr_bankarray_csrbank4_ev_status_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank4_ev_status_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_ev_status_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_ev_pending_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
	builder_csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank4_ev_pending_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_ev_pending_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_ev_enable0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
	builder_csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank4_ev_enable0_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_ev_enable0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_load0_w = main_basesoc_load_storage[31:0];
assign builder_csr_bankarray_csrbank4_reload0_w = main_basesoc_reload_storage[31:0];
assign builder_csr_bankarray_csrbank4_en0_w = main_basesoc_en_storage;
assign builder_csr_bankarray_csrbank4_update_value0_w = main_basesoc_update_value_storage;
assign builder_csr_bankarray_csrbank4_value_w = main_basesoc_value_status[31:0];
assign main_basesoc_value_we = builder_csr_bankarray_csrbank4_value_we;
assign main_basesoc_status_status = main_basesoc_zero0;
assign builder_csr_bankarray_csrbank4_ev_status_w = main_basesoc_status_status;
assign main_basesoc_status_we = builder_csr_bankarray_csrbank4_ev_status_we;
assign main_basesoc_pending_status = main_basesoc_zero1;
assign builder_csr_bankarray_csrbank4_ev_pending_w = main_basesoc_pending_status;
assign main_basesoc_pending_we = builder_csr_bankarray_csrbank4_ev_pending_we;
assign main_basesoc_zero2 = main_basesoc_enable_storage;
assign builder_csr_bankarray_csrbank4_ev_enable0_w = main_basesoc_enable_storage;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign main_basesoc_uartcrossover_rxtx_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
	main_basesoc_uartcrossover_rxtx_we <= 1'd0;
	main_basesoc_uartcrossover_rxtx_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
		main_basesoc_uartcrossover_rxtx_re <= builder_csr_bankarray_interface5_bank_bus_we;
		main_basesoc_uartcrossover_rxtx_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_txfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_txfull_we <= 1'd0;
	builder_csr_bankarray_csrbank5_txfull_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank5_txfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_txfull_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_rxempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_rxempty_we <= 1'd0;
	builder_csr_bankarray_csrbank5_rxempty_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank5_rxempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_rxempty_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_ev_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_ev_status_re <= 1'd0;
	builder_csr_bankarray_csrbank5_ev_status_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank5_ev_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_ev_status_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_ev_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
	builder_csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank5_ev_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_ev_pending_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_ev_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
	builder_csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank5_ev_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_ev_enable0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_txempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_txempty_re <= 1'd0;
	builder_csr_bankarray_csrbank5_txempty_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank5_txempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_txempty_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_rxfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_rxfull_re <= 1'd0;
	builder_csr_bankarray_csrbank5_rxfull_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank5_rxfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_rxfull_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign main_basesoc_xover_rxtx_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
	main_basesoc_xover_rxtx_we <= 1'd0;
	main_basesoc_xover_rxtx_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd8))) begin
		main_basesoc_xover_rxtx_re <= builder_csr_bankarray_interface5_bank_bus_we;
		main_basesoc_xover_rxtx_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_txfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_txfull_we <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_txfull_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd9))) begin
		builder_csr_bankarray_csrbank5_xover_txfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_txfull_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_rxempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_rxempty_we <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_rxempty_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd10))) begin
		builder_csr_bankarray_csrbank5_xover_rxempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_rxempty_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_ev_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_ev_status_re <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_ev_status_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd11))) begin
		builder_csr_bankarray_csrbank5_xover_ev_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_ev_status_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_ev_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_ev_pending_re <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_ev_pending_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd12))) begin
		builder_csr_bankarray_csrbank5_xover_ev_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_ev_pending_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_ev_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_ev_enable0_we <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_ev_enable0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd13))) begin
		builder_csr_bankarray_csrbank5_xover_ev_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_ev_enable0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_txempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_txempty_re <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_txempty_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd14))) begin
		builder_csr_bankarray_csrbank5_xover_txempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_txempty_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_xover_rxfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_xover_rxfull_re <= 1'd0;
	builder_csr_bankarray_csrbank5_xover_rxfull_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd15))) begin
		builder_csr_bankarray_csrbank5_xover_rxfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_xover_rxfull_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_txfull_w = main_basesoc_uartcrossover_txfull_status;
assign main_basesoc_uartcrossover_txfull_we = builder_csr_bankarray_csrbank5_txfull_we;
assign builder_csr_bankarray_csrbank5_rxempty_w = main_basesoc_uartcrossover_rxempty_status;
assign main_basesoc_uartcrossover_rxempty_we = builder_csr_bankarray_csrbank5_rxempty_we;
always @(*) begin
	main_basesoc_uartcrossover_status_status <= 2'd0;
	main_basesoc_uartcrossover_status_status[0] <= main_basesoc_uartcrossover_tx0;
	main_basesoc_uartcrossover_status_status[1] <= main_basesoc_uartcrossover_rx0;
end
assign builder_csr_bankarray_csrbank5_ev_status_w = main_basesoc_uartcrossover_status_status[1:0];
assign main_basesoc_uartcrossover_status_we = builder_csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
	main_basesoc_uartcrossover_pending_status <= 2'd0;
	main_basesoc_uartcrossover_pending_status[0] <= main_basesoc_uartcrossover_tx1;
	main_basesoc_uartcrossover_pending_status[1] <= main_basesoc_uartcrossover_rx1;
end
assign builder_csr_bankarray_csrbank5_ev_pending_w = main_basesoc_uartcrossover_pending_status[1:0];
assign main_basesoc_uartcrossover_pending_we = builder_csr_bankarray_csrbank5_ev_pending_we;
assign main_basesoc_uartcrossover_tx2 = main_basesoc_uartcrossover_enable_storage[0];
assign main_basesoc_uartcrossover_rx2 = main_basesoc_uartcrossover_enable_storage[1];
assign builder_csr_bankarray_csrbank5_ev_enable0_w = main_basesoc_uartcrossover_enable_storage[1:0];
assign builder_csr_bankarray_csrbank5_txempty_w = main_basesoc_uartcrossover_txempty_status;
assign main_basesoc_uartcrossover_txempty_we = builder_csr_bankarray_csrbank5_txempty_we;
assign builder_csr_bankarray_csrbank5_rxfull_w = main_basesoc_uartcrossover_rxfull_status;
assign main_basesoc_uartcrossover_rxfull_we = builder_csr_bankarray_csrbank5_rxfull_we;
assign builder_csr_bankarray_csrbank5_xover_txfull_w = main_basesoc_xover_txfull_status;
assign main_basesoc_xover_txfull_we = builder_csr_bankarray_csrbank5_xover_txfull_we;
assign builder_csr_bankarray_csrbank5_xover_rxempty_w = main_basesoc_xover_rxempty_status;
assign main_basesoc_xover_rxempty_we = builder_csr_bankarray_csrbank5_xover_rxempty_we;
always @(*) begin
	main_basesoc_xover_status_status <= 2'd0;
	main_basesoc_xover_status_status[0] <= main_basesoc_xover_tx0;
	main_basesoc_xover_status_status[1] <= main_basesoc_xover_rx0;
end
assign builder_csr_bankarray_csrbank5_xover_ev_status_w = main_basesoc_xover_status_status[1:0];
assign main_basesoc_xover_status_we = builder_csr_bankarray_csrbank5_xover_ev_status_we;
always @(*) begin
	main_basesoc_xover_pending_status <= 2'd0;
	main_basesoc_xover_pending_status[0] <= main_basesoc_xover_tx1;
	main_basesoc_xover_pending_status[1] <= main_basesoc_xover_rx1;
end
assign builder_csr_bankarray_csrbank5_xover_ev_pending_w = main_basesoc_xover_pending_status[1:0];
assign main_basesoc_xover_pending_we = builder_csr_bankarray_csrbank5_xover_ev_pending_we;
assign main_basesoc_xover_tx2 = main_basesoc_xover_enable_storage[0];
assign main_basesoc_xover_rx2 = main_basesoc_xover_enable_storage[1];
assign builder_csr_bankarray_csrbank5_xover_ev_enable0_w = main_basesoc_xover_enable_storage[1:0];
assign builder_csr_bankarray_csrbank5_xover_txempty_w = main_basesoc_xover_txempty_status;
assign main_basesoc_xover_txempty_we = builder_csr_bankarray_csrbank5_xover_txempty_we;
assign builder_csr_bankarray_csrbank5_xover_rxfull_w = main_basesoc_xover_rxfull_status;
assign main_basesoc_xover_rxfull_we = builder_csr_bankarray_csrbank5_xover_rxfull_we;
assign builder_csr_interconnect_adr = builder_basesoc_adr;
assign builder_csr_interconnect_we = builder_basesoc_we;
assign builder_csr_interconnect_dat_w = builder_basesoc_dat_w;
assign builder_basesoc_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
	builder_rhs_array_muxed0 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed0 <= main_sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			builder_rhs_array_muxed0 <= main_sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			builder_rhs_array_muxed0 <= main_sdram_choose_cmd_valids[2];
		end
		default: begin
			builder_rhs_array_muxed0 <= main_sdram_choose_cmd_valids[3];
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed1 <= 13'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed1 <= main_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			builder_rhs_array_muxed1 <= main_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			builder_rhs_array_muxed1 <= main_sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			builder_rhs_array_muxed1 <= main_sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed2 <= 2'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed2 <= main_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			builder_rhs_array_muxed2 <= main_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			builder_rhs_array_muxed2 <= main_sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			builder_rhs_array_muxed2 <= main_sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed3 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed3 <= main_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			builder_rhs_array_muxed3 <= main_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			builder_rhs_array_muxed3 <= main_sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			builder_rhs_array_muxed3 <= main_sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed4 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed4 <= main_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			builder_rhs_array_muxed4 <= main_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			builder_rhs_array_muxed4 <= main_sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			builder_rhs_array_muxed4 <= main_sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed5 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed5 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			builder_rhs_array_muxed5 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			builder_rhs_array_muxed5 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			builder_rhs_array_muxed5 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed0 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed0 <= main_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			builder_t_array_muxed0 <= main_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			builder_t_array_muxed0 <= main_sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			builder_t_array_muxed0 <= main_sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed1 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed1 <= main_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			builder_t_array_muxed1 <= main_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			builder_t_array_muxed1 <= main_sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			builder_t_array_muxed1 <= main_sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed2 <= 1'd0;
	case (main_sdram_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed2 <= main_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			builder_t_array_muxed2 <= main_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			builder_t_array_muxed2 <= main_sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			builder_t_array_muxed2 <= main_sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed6 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed6 <= main_sdram_choose_req_valids[0];
		end
		1'd1: begin
			builder_rhs_array_muxed6 <= main_sdram_choose_req_valids[1];
		end
		2'd2: begin
			builder_rhs_array_muxed6 <= main_sdram_choose_req_valids[2];
		end
		default: begin
			builder_rhs_array_muxed6 <= main_sdram_choose_req_valids[3];
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed7 <= 13'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed7 <= main_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			builder_rhs_array_muxed7 <= main_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			builder_rhs_array_muxed7 <= main_sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			builder_rhs_array_muxed7 <= main_sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed8 <= 2'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed8 <= main_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			builder_rhs_array_muxed8 <= main_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			builder_rhs_array_muxed8 <= main_sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			builder_rhs_array_muxed8 <= main_sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed9 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed9 <= main_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			builder_rhs_array_muxed9 <= main_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			builder_rhs_array_muxed9 <= main_sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			builder_rhs_array_muxed9 <= main_sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed10 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed10 <= main_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			builder_rhs_array_muxed10 <= main_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			builder_rhs_array_muxed10 <= main_sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			builder_rhs_array_muxed10 <= main_sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed11 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed11 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			builder_rhs_array_muxed11 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			builder_rhs_array_muxed11 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			builder_rhs_array_muxed11 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed3 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed3 <= main_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			builder_t_array_muxed3 <= main_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			builder_t_array_muxed3 <= main_sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			builder_t_array_muxed3 <= main_sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed4 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed4 <= main_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			builder_t_array_muxed4 <= main_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			builder_t_array_muxed4 <= main_sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			builder_t_array_muxed4 <= main_sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed5 <= 1'd0;
	case (main_sdram_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed5 <= main_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			builder_t_array_muxed5 <= main_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			builder_t_array_muxed5 <= main_sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			builder_t_array_muxed5 <= main_sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed12 <= 23'd0;
	case (builder_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed12 <= {main_port_cmd_payload_addr[24:12], main_port_cmd_payload_addr[9:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed13 <= 1'd0;
	case (builder_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed13 <= main_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed14 <= 1'd0;
	case (builder_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed14 <= (((main_port_cmd_payload_addr[11:10] == 1'd0) & (~(((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed15 <= 23'd0;
	case (builder_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed15 <= {main_port_cmd_payload_addr[24:12], main_port_cmd_payload_addr[9:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed16 <= 1'd0;
	case (builder_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed16 <= main_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed17 <= 1'd0;
	case (builder_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed17 <= (((main_port_cmd_payload_addr[11:10] == 1'd1) & (~(((builder_locked1 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed18 <= 23'd0;
	case (builder_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed18 <= {main_port_cmd_payload_addr[24:12], main_port_cmd_payload_addr[9:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed19 <= 1'd0;
	case (builder_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed19 <= main_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed20 <= 1'd0;
	case (builder_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed20 <= (((main_port_cmd_payload_addr[11:10] == 2'd2) & (~(((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed21 <= 23'd0;
	case (builder_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed21 <= {main_port_cmd_payload_addr[24:12], main_port_cmd_payload_addr[9:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed22 <= 1'd0;
	case (builder_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed22 <= main_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed23 <= 1'd0;
	case (builder_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed23 <= (((main_port_cmd_payload_addr[11:10] == 2'd3) & (~(((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))))) & main_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed24 <= 30'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed24 <= main_basesoc_serv_ibus_adr;
		end
		1'd1: begin
			builder_rhs_array_muxed24 <= main_basesoc_serv_dbus_adr;
		end
		default: begin
			builder_rhs_array_muxed24 <= main_uart_bridge_wishbone_adr;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed25 <= 32'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed25 <= main_basesoc_serv_ibus_dat_w;
		end
		1'd1: begin
			builder_rhs_array_muxed25 <= main_basesoc_serv_dbus_dat_w;
		end
		default: begin
			builder_rhs_array_muxed25 <= main_uart_bridge_wishbone_dat_w;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed26 <= 4'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed26 <= main_basesoc_serv_ibus_sel;
		end
		1'd1: begin
			builder_rhs_array_muxed26 <= main_basesoc_serv_dbus_sel;
		end
		default: begin
			builder_rhs_array_muxed26 <= main_uart_bridge_wishbone_sel;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed27 <= 1'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed27 <= main_basesoc_serv_ibus_cyc;
		end
		1'd1: begin
			builder_rhs_array_muxed27 <= main_basesoc_serv_dbus_cyc;
		end
		default: begin
			builder_rhs_array_muxed27 <= main_uart_bridge_wishbone_cyc;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed28 <= 1'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed28 <= main_basesoc_serv_ibus_stb;
		end
		1'd1: begin
			builder_rhs_array_muxed28 <= main_basesoc_serv_dbus_stb;
		end
		default: begin
			builder_rhs_array_muxed28 <= main_uart_bridge_wishbone_stb;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed29 <= 1'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed29 <= main_basesoc_serv_ibus_we;
		end
		1'd1: begin
			builder_rhs_array_muxed29 <= main_basesoc_serv_dbus_we;
		end
		default: begin
			builder_rhs_array_muxed29 <= main_uart_bridge_wishbone_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed30 <= 3'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed30 <= main_basesoc_serv_ibus_cti;
		end
		1'd1: begin
			builder_rhs_array_muxed30 <= main_basesoc_serv_dbus_cti;
		end
		default: begin
			builder_rhs_array_muxed30 <= main_uart_bridge_wishbone_cti;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed31 <= 2'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed31 <= main_basesoc_serv_ibus_bte;
		end
		1'd1: begin
			builder_rhs_array_muxed31 <= main_basesoc_serv_dbus_bte;
		end
		default: begin
			builder_rhs_array_muxed31 <= main_uart_bridge_wishbone_bte;
		end
	endcase
end
always @(*) begin
	builder_array_muxed0 <= 2'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed0 <= main_sdram_nop_ba[1:0];
		end
		1'd1: begin
			builder_array_muxed0 <= main_sdram_choose_req_cmd_payload_ba[1:0];
		end
		2'd2: begin
			builder_array_muxed0 <= main_sdram_choose_req_cmd_payload_ba[1:0];
		end
		default: begin
			builder_array_muxed0 <= main_sdram_cmd_payload_ba[1:0];
		end
	endcase
end
always @(*) begin
	builder_array_muxed1 <= 13'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed1 <= main_sdram_nop_a;
		end
		1'd1: begin
			builder_array_muxed1 <= main_sdram_choose_req_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed1 <= main_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed1 <= main_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_array_muxed2 <= 1'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed2 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed2 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed2 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed2 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	builder_array_muxed3 <= 1'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed3 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed3 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed3 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed3 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	builder_array_muxed4 <= 1'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed4 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed4 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed4 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed4 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	builder_array_muxed5 <= 1'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed5 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed5 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed5 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed5 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	builder_array_muxed6 <= 1'd0;
	case (main_sdram_steerer_sel)
		1'd0: begin
			builder_array_muxed6 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed6 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed6 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed6 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
		end
	endcase
end
assign main_uart_bridge_rx_rx = builder_regs1;

always @(posedge por_clk) begin
	if ((~main_crg_por_done)) begin
		main_crg_por_count <= (main_crg_por_count - 1'd1);
	end
end

always @(posedge sys_clk) begin
	if ((main_basesoc_bus_errors != 32'd4294967295)) begin
		if (main_basesoc_bus_error) begin
			main_basesoc_bus_errors <= (main_basesoc_bus_errors + 1'd1);
		end
	end
	main_basesoc_ram_bus_ack <= 1'd0;
	if (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & (~main_basesoc_ram_bus_ack))) begin
		main_basesoc_ram_bus_ack <= 1'd1;
	end
	if (main_basesoc_uartcrossover_tx_clear) begin
		main_basesoc_uartcrossover_tx_pending <= 1'd0;
	end
	main_basesoc_uartcrossover_tx_trigger_d <= main_basesoc_uartcrossover_tx_trigger;
	if ((main_basesoc_uartcrossover_tx_trigger & (~main_basesoc_uartcrossover_tx_trigger_d))) begin
		main_basesoc_uartcrossover_tx_pending <= 1'd1;
	end
	if (main_basesoc_uartcrossover_rx_clear) begin
		main_basesoc_uartcrossover_rx_pending <= 1'd0;
	end
	main_basesoc_uartcrossover_rx_trigger_d <= main_basesoc_uartcrossover_rx_trigger;
	if ((main_basesoc_uartcrossover_rx_trigger & (~main_basesoc_uartcrossover_rx_trigger_d))) begin
		main_basesoc_uartcrossover_rx_pending <= 1'd1;
	end
	if (main_basesoc_uartcrossover_tx_fifo_syncfifo_re) begin
		main_basesoc_uartcrossover_tx_fifo_readable <= 1'd1;
	end else begin
		if (main_basesoc_uartcrossover_tx_fifo_re) begin
			main_basesoc_uartcrossover_tx_fifo_readable <= 1'd0;
		end
	end
	if (((main_basesoc_uartcrossover_tx_fifo_syncfifo_we & main_basesoc_uartcrossover_tx_fifo_syncfifo_writable) & (~main_basesoc_uartcrossover_tx_fifo_replace))) begin
		main_basesoc_uartcrossover_tx_fifo_produce <= (main_basesoc_uartcrossover_tx_fifo_produce + 1'd1);
	end
	if (main_basesoc_uartcrossover_tx_fifo_do_read) begin
		main_basesoc_uartcrossover_tx_fifo_consume <= (main_basesoc_uartcrossover_tx_fifo_consume + 1'd1);
	end
	if (((main_basesoc_uartcrossover_tx_fifo_syncfifo_we & main_basesoc_uartcrossover_tx_fifo_syncfifo_writable) & (~main_basesoc_uartcrossover_tx_fifo_replace))) begin
		if ((~main_basesoc_uartcrossover_tx_fifo_do_read)) begin
			main_basesoc_uartcrossover_tx_fifo_level0 <= (main_basesoc_uartcrossover_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_basesoc_uartcrossover_tx_fifo_do_read) begin
			main_basesoc_uartcrossover_tx_fifo_level0 <= (main_basesoc_uartcrossover_tx_fifo_level0 - 1'd1);
		end
	end
	if (main_basesoc_uartcrossover_rx_fifo_syncfifo_re) begin
		main_basesoc_uartcrossover_rx_fifo_readable <= 1'd1;
	end else begin
		if (main_basesoc_uartcrossover_rx_fifo_re) begin
			main_basesoc_uartcrossover_rx_fifo_readable <= 1'd0;
		end
	end
	if (((main_basesoc_uartcrossover_rx_fifo_syncfifo_we & main_basesoc_uartcrossover_rx_fifo_syncfifo_writable) & (~main_basesoc_uartcrossover_rx_fifo_replace))) begin
		main_basesoc_uartcrossover_rx_fifo_produce <= (main_basesoc_uartcrossover_rx_fifo_produce + 1'd1);
	end
	if (main_basesoc_uartcrossover_rx_fifo_do_read) begin
		main_basesoc_uartcrossover_rx_fifo_consume <= (main_basesoc_uartcrossover_rx_fifo_consume + 1'd1);
	end
	if (((main_basesoc_uartcrossover_rx_fifo_syncfifo_we & main_basesoc_uartcrossover_rx_fifo_syncfifo_writable) & (~main_basesoc_uartcrossover_rx_fifo_replace))) begin
		if ((~main_basesoc_uartcrossover_rx_fifo_do_read)) begin
			main_basesoc_uartcrossover_rx_fifo_level0 <= (main_basesoc_uartcrossover_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_basesoc_uartcrossover_rx_fifo_do_read) begin
			main_basesoc_uartcrossover_rx_fifo_level0 <= (main_basesoc_uartcrossover_rx_fifo_level0 - 1'd1);
		end
	end
	if (main_basesoc_xover_tx_clear) begin
		main_basesoc_xover_tx_pending <= 1'd0;
	end
	main_basesoc_xover_tx_trigger_d <= main_basesoc_xover_tx_trigger;
	if ((main_basesoc_xover_tx_trigger & (~main_basesoc_xover_tx_trigger_d))) begin
		main_basesoc_xover_tx_pending <= 1'd1;
	end
	if (main_basesoc_xover_rx_clear) begin
		main_basesoc_xover_rx_pending <= 1'd0;
	end
	main_basesoc_xover_rx_trigger_d <= main_basesoc_xover_rx_trigger;
	if ((main_basesoc_xover_rx_trigger & (~main_basesoc_xover_rx_trigger_d))) begin
		main_basesoc_xover_rx_pending <= 1'd1;
	end
	if (((~main_basesoc_xover_tx_fifo_source_valid) | main_basesoc_xover_tx_fifo_source_ready)) begin
		main_basesoc_xover_tx_fifo_source_valid <= main_basesoc_xover_tx_fifo_sink_valid;
		main_basesoc_xover_tx_fifo_source_first <= main_basesoc_xover_tx_fifo_sink_first;
		main_basesoc_xover_tx_fifo_source_last <= main_basesoc_xover_tx_fifo_sink_last;
		main_basesoc_xover_tx_fifo_source_payload_data <= main_basesoc_xover_tx_fifo_sink_payload_data;
	end
	if (main_basesoc_xover_rx_fifo_syncfifo_re) begin
		main_basesoc_xover_rx_fifo_readable <= 1'd1;
	end else begin
		if (main_basesoc_xover_rx_fifo_re) begin
			main_basesoc_xover_rx_fifo_readable <= 1'd0;
		end
	end
	if (((main_basesoc_xover_rx_fifo_syncfifo_we & main_basesoc_xover_rx_fifo_syncfifo_writable) & (~main_basesoc_xover_rx_fifo_replace))) begin
		main_basesoc_xover_rx_fifo_produce <= (main_basesoc_xover_rx_fifo_produce + 1'd1);
	end
	if (main_basesoc_xover_rx_fifo_do_read) begin
		main_basesoc_xover_rx_fifo_consume <= (main_basesoc_xover_rx_fifo_consume + 1'd1);
	end
	if (((main_basesoc_xover_rx_fifo_syncfifo_we & main_basesoc_xover_rx_fifo_syncfifo_writable) & (~main_basesoc_xover_rx_fifo_replace))) begin
		if ((~main_basesoc_xover_rx_fifo_do_read)) begin
			main_basesoc_xover_rx_fifo_level0 <= (main_basesoc_xover_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_basesoc_xover_rx_fifo_do_read) begin
			main_basesoc_xover_rx_fifo_level0 <= (main_basesoc_xover_rx_fifo_level0 - 1'd1);
		end
	end
	if (main_basesoc_en_storage) begin
		if ((main_basesoc_value == 1'd0)) begin
			main_basesoc_value <= main_basesoc_reload_storage;
		end else begin
			main_basesoc_value <= (main_basesoc_value - 1'd1);
		end
	end else begin
		main_basesoc_value <= main_basesoc_load_storage;
	end
	if (main_basesoc_update_value_re) begin
		main_basesoc_value_status <= main_basesoc_value;
	end
	if (main_basesoc_zero_clear) begin
		main_basesoc_zero_pending <= 1'd0;
	end
	main_basesoc_zero_trigger_d <= main_basesoc_zero_trigger;
	if ((main_basesoc_zero_trigger & (~main_basesoc_zero_trigger_d))) begin
		main_basesoc_zero_pending <= 1'd1;
	end
	{main_uart_bridge_tx_tick, main_uart_bridge_tx_phase} <= 24'd9895604;
	if (main_uart_bridge_tx_enable) begin
		{main_uart_bridge_tx_tick, main_uart_bridge_tx_phase} <= (main_uart_bridge_tx_phase + 24'd9895604);
	end
	builder_uartwishbonebridge_rs232phytx_state <= builder_uartwishbonebridge_rs232phytx_next_state;
	if (main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0) begin
		main_uart_bridge_tx_count <= main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0;
	end
	if (main_serial_tx_subfragments_rs232phytx_next_value_ce1) begin
		serial_tx <= main_serial_tx_subfragments_rs232phytx_next_value1;
	end
	if (main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2) begin
		main_uart_bridge_tx_data <= main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2;
	end
	main_uart_bridge_rx_rx_d <= main_uart_bridge_rx_rx;
	{main_uart_bridge_rx_tick, main_uart_bridge_rx_phase} <= 32'd2147483648;
	if (main_uart_bridge_rx_enable) begin
		{main_uart_bridge_rx_tick, main_uart_bridge_rx_phase} <= (main_uart_bridge_rx_phase + 24'd9895604);
	end
	builder_uartwishbonebridge_rs232phyrx_state <= builder_uartwishbonebridge_rs232phyrx_next_state;
	if (main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0) begin
		main_uart_bridge_rx_count <= main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0;
	end
	if (main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1) begin
		main_uart_bridge_rx_data <= main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1;
	end
	builder_uartwishbonebridge_state <= builder_uartwishbonebridge_next_state;
	if (main_uart_bridge_bytes_count_subfragments_next_value_ce0) begin
		main_uart_bridge_bytes_count <= main_uart_bridge_bytes_count_subfragments_next_value0;
	end
	if (main_uart_bridge_words_count_subfragments_next_value_ce1) begin
		main_uart_bridge_words_count <= main_uart_bridge_words_count_subfragments_next_value1;
	end
	if (main_uart_bridge_cmd_subfragments_next_value_ce2) begin
		main_uart_bridge_cmd <= main_uart_bridge_cmd_subfragments_next_value2;
	end
	if (main_uart_bridge_length_subfragments_next_value_ce3) begin
		main_uart_bridge_length <= main_uart_bridge_length_subfragments_next_value3;
	end
	if (main_uart_bridge_address_subfragments_next_value_ce4) begin
		main_uart_bridge_address <= main_uart_bridge_address_subfragments_next_value4;
	end
	if (main_uart_bridge_incr_subfragments_next_value_ce5) begin
		main_uart_bridge_incr <= main_uart_bridge_incr_subfragments_next_value5;
	end
	if (main_uart_bridge_data_subfragments_next_value_ce6) begin
		main_uart_bridge_data <= main_uart_bridge_data_subfragments_next_value6;
	end
	if (main_uart_bridge_reset) begin
		main_uart_bridge_incr <= 1'd0;
		builder_uartwishbonebridge_state <= 3'd0;
	end
	if (main_uart_bridge_wait) begin
		if ((~main_uart_bridge_done)) begin
			main_uart_bridge_count <= (main_uart_bridge_count - 1'd1);
		end
	end else begin
		main_uart_bridge_count <= 23'd5000000;
	end
	if ((main_i == 1'd0)) begin
		main_clk1 <= 1'd1;
		main_miso <= spiflash_miso;
	end
	if ((main_i == 1'd1)) begin
		main_i <= 1'd0;
		main_clk1 <= 1'd0;
		main_sr <= {main_sr[30:0], main_miso};
	end else begin
		main_i <= (main_i + 1'd1);
	end
	if ((((main_bus_cyc & main_bus_stb) & (main_i == 1'd1)) & (main_counter == 1'd0))) begin
		main_cs_n1 <= 1'd0;
		main_sr[31:24] <= 4'd11;
	end
	if ((main_counter == 5'd16)) begin
		main_sr[31:8] <= {main_bus_adr, {2{1'd0}}};
	end
	if ((main_counter == 7'd64)) begin
	end
	if ((main_counter == 8'd144)) begin
		main_bus_ack <= 1'd1;
		main_cs_n1 <= 1'd1;
	end
	if ((main_counter == 8'd145)) begin
		main_bus_ack <= 1'd0;
	end
	if ((main_counter == 8'd147)) begin
	end
	if ((main_counter == 8'd147)) begin
		main_counter <= 1'd0;
	end else begin
		if ((main_counter != 1'd0)) begin
			main_counter <= (main_counter + 1'd1);
		end else begin
			if (((main_bus_cyc & main_bus_stb) & (main_i == 1'd1))) begin
				main_counter <= 1'd1;
			end
		end
	end
	if (main_leds_done) begin
		main_leds_chaser <= {main_leds_chaser, (~main_leds_chaser[3])};
	end
	if (main_leds_re) begin
		main_leds_mode <= 1'd1;
	end
	if (main_leds_wait) begin
		if ((~main_leds_done)) begin
			main_leds_count <= (main_leds_count - 1'd1);
		end
	end else begin
		main_leds_count <= 23'd6250000;
	end
	main_rddata_en <= {main_rddata_en, main_dfi_p0_rddata_en};
	main_dfi_p0_rddata_valid <= main_rddata_en[2];
	if (main_sdram_inti_p0_rddata_valid) begin
		main_sdram_rddata_status <= main_sdram_inti_p0_rddata;
	end
	if ((main_sdram_timer_wait & (~main_sdram_timer_done0))) begin
		main_sdram_timer_count1 <= (main_sdram_timer_count1 - 1'd1);
	end else begin
		main_sdram_timer_count1 <= 9'd390;
	end
	main_sdram_postponer_req_o <= 1'd0;
	if (main_sdram_postponer_req_i) begin
		main_sdram_postponer_count <= (main_sdram_postponer_count - 1'd1);
		if ((main_sdram_postponer_count == 1'd0)) begin
			main_sdram_postponer_count <= 1'd0;
			main_sdram_postponer_req_o <= 1'd1;
		end
	end
	if (main_sdram_sequencer_start0) begin
		main_sdram_sequencer_count <= 1'd0;
	end else begin
		if (main_sdram_sequencer_done1) begin
			if ((main_sdram_sequencer_count != 1'd0)) begin
				main_sdram_sequencer_count <= (main_sdram_sequencer_count - 1'd1);
			end
		end
	end
	main_sdram_cmd_payload_a <= 1'd0;
	main_sdram_cmd_payload_ba <= 1'd0;
	main_sdram_cmd_payload_cas <= 1'd0;
	main_sdram_cmd_payload_ras <= 1'd0;
	main_sdram_cmd_payload_we <= 1'd0;
	main_sdram_sequencer_done1 <= 1'd0;
	if ((main_sdram_sequencer_start1 & (main_sdram_sequencer_counter == 1'd0))) begin
		main_sdram_cmd_payload_a <= 11'd1024;
		main_sdram_cmd_payload_ba <= 1'd0;
		main_sdram_cmd_payload_cas <= 1'd0;
		main_sdram_cmd_payload_ras <= 1'd1;
		main_sdram_cmd_payload_we <= 1'd1;
	end
	if ((main_sdram_sequencer_counter == 1'd1)) begin
		main_sdram_cmd_payload_a <= 11'd1024;
		main_sdram_cmd_payload_ba <= 1'd0;
		main_sdram_cmd_payload_cas <= 1'd1;
		main_sdram_cmd_payload_ras <= 1'd1;
		main_sdram_cmd_payload_we <= 1'd0;
	end
	if ((main_sdram_sequencer_counter == 3'd5)) begin
		main_sdram_cmd_payload_a <= 1'd0;
		main_sdram_cmd_payload_ba <= 1'd0;
		main_sdram_cmd_payload_cas <= 1'd0;
		main_sdram_cmd_payload_ras <= 1'd0;
		main_sdram_cmd_payload_we <= 1'd0;
		main_sdram_sequencer_done1 <= 1'd1;
	end
	if ((main_sdram_sequencer_counter == 3'd5)) begin
		main_sdram_sequencer_counter <= 1'd0;
	end else begin
		if ((main_sdram_sequencer_counter != 1'd0)) begin
			main_sdram_sequencer_counter <= (main_sdram_sequencer_counter + 1'd1);
		end else begin
			if (main_sdram_sequencer_start1) begin
				main_sdram_sequencer_counter <= 1'd1;
			end
		end
	end
	builder_refresher_state <= builder_refresher_next_state;
	if (main_sdram_bankmachine0_row_close) begin
		main_sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (main_sdram_bankmachine0_row_open) begin
			main_sdram_bankmachine0_row_opened <= 1'd1;
			main_sdram_bankmachine0_row <= main_sdram_bankmachine0_cmd_buffer_source_payload_addr[22:10];
		end
	end
	if (((main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		main_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (main_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		main_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (main_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~main_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			main_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			main_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_sdram_bankmachine0_cmd_buffer_source_valid) | main_sdram_bankmachine0_cmd_buffer_source_ready)) begin
		main_sdram_bankmachine0_cmd_buffer_source_valid <= main_sdram_bankmachine0_cmd_buffer_sink_valid;
		main_sdram_bankmachine0_cmd_buffer_source_first <= main_sdram_bankmachine0_cmd_buffer_sink_first;
		main_sdram_bankmachine0_cmd_buffer_source_last <= main_sdram_bankmachine0_cmd_buffer_sink_last;
		main_sdram_bankmachine0_cmd_buffer_source_payload_we <= main_sdram_bankmachine0_cmd_buffer_sink_payload_we;
		main_sdram_bankmachine0_cmd_buffer_source_payload_addr <= main_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (main_sdram_bankmachine0_twtpcon_valid) begin
		main_sdram_bankmachine0_twtpcon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine0_twtpcon_ready)) begin
			main_sdram_bankmachine0_twtpcon_count <= (main_sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((main_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine0_trccon_valid) begin
		main_sdram_bankmachine0_trccon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine0_trccon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine0_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine0_trccon_ready)) begin
			main_sdram_bankmachine0_trccon_count <= (main_sdram_bankmachine0_trccon_count - 1'd1);
			if ((main_sdram_bankmachine0_trccon_count == 1'd1)) begin
				main_sdram_bankmachine0_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine0_trascon_valid) begin
		main_sdram_bankmachine0_trascon_count <= 2'd2;
		if (1'd0) begin
			main_sdram_bankmachine0_trascon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine0_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine0_trascon_ready)) begin
			main_sdram_bankmachine0_trascon_count <= (main_sdram_bankmachine0_trascon_count - 1'd1);
			if ((main_sdram_bankmachine0_trascon_count == 1'd1)) begin
				main_sdram_bankmachine0_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine0_state <= builder_bankmachine0_next_state;
	if (main_sdram_bankmachine1_row_close) begin
		main_sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (main_sdram_bankmachine1_row_open) begin
			main_sdram_bankmachine1_row_opened <= 1'd1;
			main_sdram_bankmachine1_row <= main_sdram_bankmachine1_cmd_buffer_source_payload_addr[22:10];
		end
	end
	if (((main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		main_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (main_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		main_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (main_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~main_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			main_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			main_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_sdram_bankmachine1_cmd_buffer_source_valid) | main_sdram_bankmachine1_cmd_buffer_source_ready)) begin
		main_sdram_bankmachine1_cmd_buffer_source_valid <= main_sdram_bankmachine1_cmd_buffer_sink_valid;
		main_sdram_bankmachine1_cmd_buffer_source_first <= main_sdram_bankmachine1_cmd_buffer_sink_first;
		main_sdram_bankmachine1_cmd_buffer_source_last <= main_sdram_bankmachine1_cmd_buffer_sink_last;
		main_sdram_bankmachine1_cmd_buffer_source_payload_we <= main_sdram_bankmachine1_cmd_buffer_sink_payload_we;
		main_sdram_bankmachine1_cmd_buffer_source_payload_addr <= main_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (main_sdram_bankmachine1_twtpcon_valid) begin
		main_sdram_bankmachine1_twtpcon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine1_twtpcon_ready)) begin
			main_sdram_bankmachine1_twtpcon_count <= (main_sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((main_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine1_trccon_valid) begin
		main_sdram_bankmachine1_trccon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine1_trccon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine1_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine1_trccon_ready)) begin
			main_sdram_bankmachine1_trccon_count <= (main_sdram_bankmachine1_trccon_count - 1'd1);
			if ((main_sdram_bankmachine1_trccon_count == 1'd1)) begin
				main_sdram_bankmachine1_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine1_trascon_valid) begin
		main_sdram_bankmachine1_trascon_count <= 2'd2;
		if (1'd0) begin
			main_sdram_bankmachine1_trascon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine1_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine1_trascon_ready)) begin
			main_sdram_bankmachine1_trascon_count <= (main_sdram_bankmachine1_trascon_count - 1'd1);
			if ((main_sdram_bankmachine1_trascon_count == 1'd1)) begin
				main_sdram_bankmachine1_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine1_state <= builder_bankmachine1_next_state;
	if (main_sdram_bankmachine2_row_close) begin
		main_sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (main_sdram_bankmachine2_row_open) begin
			main_sdram_bankmachine2_row_opened <= 1'd1;
			main_sdram_bankmachine2_row <= main_sdram_bankmachine2_cmd_buffer_source_payload_addr[22:10];
		end
	end
	if (((main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		main_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (main_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		main_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (main_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~main_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			main_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			main_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_sdram_bankmachine2_cmd_buffer_source_valid) | main_sdram_bankmachine2_cmd_buffer_source_ready)) begin
		main_sdram_bankmachine2_cmd_buffer_source_valid <= main_sdram_bankmachine2_cmd_buffer_sink_valid;
		main_sdram_bankmachine2_cmd_buffer_source_first <= main_sdram_bankmachine2_cmd_buffer_sink_first;
		main_sdram_bankmachine2_cmd_buffer_source_last <= main_sdram_bankmachine2_cmd_buffer_sink_last;
		main_sdram_bankmachine2_cmd_buffer_source_payload_we <= main_sdram_bankmachine2_cmd_buffer_sink_payload_we;
		main_sdram_bankmachine2_cmd_buffer_source_payload_addr <= main_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (main_sdram_bankmachine2_twtpcon_valid) begin
		main_sdram_bankmachine2_twtpcon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine2_twtpcon_ready)) begin
			main_sdram_bankmachine2_twtpcon_count <= (main_sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((main_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine2_trccon_valid) begin
		main_sdram_bankmachine2_trccon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine2_trccon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine2_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine2_trccon_ready)) begin
			main_sdram_bankmachine2_trccon_count <= (main_sdram_bankmachine2_trccon_count - 1'd1);
			if ((main_sdram_bankmachine2_trccon_count == 1'd1)) begin
				main_sdram_bankmachine2_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine2_trascon_valid) begin
		main_sdram_bankmachine2_trascon_count <= 2'd2;
		if (1'd0) begin
			main_sdram_bankmachine2_trascon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine2_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine2_trascon_ready)) begin
			main_sdram_bankmachine2_trascon_count <= (main_sdram_bankmachine2_trascon_count - 1'd1);
			if ((main_sdram_bankmachine2_trascon_count == 1'd1)) begin
				main_sdram_bankmachine2_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine2_state <= builder_bankmachine2_next_state;
	if (main_sdram_bankmachine3_row_close) begin
		main_sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (main_sdram_bankmachine3_row_open) begin
			main_sdram_bankmachine3_row_opened <= 1'd1;
			main_sdram_bankmachine3_row <= main_sdram_bankmachine3_cmd_buffer_source_payload_addr[22:10];
		end
	end
	if (((main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		main_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (main_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		main_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (main_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~main_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			main_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			main_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_sdram_bankmachine3_cmd_buffer_source_valid) | main_sdram_bankmachine3_cmd_buffer_source_ready)) begin
		main_sdram_bankmachine3_cmd_buffer_source_valid <= main_sdram_bankmachine3_cmd_buffer_sink_valid;
		main_sdram_bankmachine3_cmd_buffer_source_first <= main_sdram_bankmachine3_cmd_buffer_sink_first;
		main_sdram_bankmachine3_cmd_buffer_source_last <= main_sdram_bankmachine3_cmd_buffer_sink_last;
		main_sdram_bankmachine3_cmd_buffer_source_payload_we <= main_sdram_bankmachine3_cmd_buffer_sink_payload_we;
		main_sdram_bankmachine3_cmd_buffer_source_payload_addr <= main_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (main_sdram_bankmachine3_twtpcon_valid) begin
		main_sdram_bankmachine3_twtpcon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine3_twtpcon_ready)) begin
			main_sdram_bankmachine3_twtpcon_count <= (main_sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((main_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine3_trccon_valid) begin
		main_sdram_bankmachine3_trccon_count <= 2'd3;
		if (1'd0) begin
			main_sdram_bankmachine3_trccon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine3_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine3_trccon_ready)) begin
			main_sdram_bankmachine3_trccon_count <= (main_sdram_bankmachine3_trccon_count - 1'd1);
			if ((main_sdram_bankmachine3_trccon_count == 1'd1)) begin
				main_sdram_bankmachine3_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_bankmachine3_trascon_valid) begin
		main_sdram_bankmachine3_trascon_count <= 2'd2;
		if (1'd0) begin
			main_sdram_bankmachine3_trascon_ready <= 1'd1;
		end else begin
			main_sdram_bankmachine3_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_bankmachine3_trascon_ready)) begin
			main_sdram_bankmachine3_trascon_count <= (main_sdram_bankmachine3_trascon_count - 1'd1);
			if ((main_sdram_bankmachine3_trascon_count == 1'd1)) begin
				main_sdram_bankmachine3_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine3_state <= builder_bankmachine3_next_state;
	if ((~main_sdram_en0)) begin
		main_sdram_time0 <= 5'd31;
	end else begin
		if ((~main_sdram_max_time0)) begin
			main_sdram_time0 <= (main_sdram_time0 - 1'd1);
		end
	end
	if ((~main_sdram_en1)) begin
		main_sdram_time1 <= 4'd15;
	end else begin
		if ((~main_sdram_max_time1)) begin
			main_sdram_time1 <= (main_sdram_time1 - 1'd1);
		end
	end
	if (main_sdram_choose_cmd_ce) begin
		case (main_sdram_choose_cmd_grant)
			1'd0: begin
				if (main_sdram_choose_cmd_request[1]) begin
					main_sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (main_sdram_choose_cmd_request[2]) begin
						main_sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (main_sdram_choose_cmd_request[3]) begin
							main_sdram_choose_cmd_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (main_sdram_choose_cmd_request[2]) begin
					main_sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (main_sdram_choose_cmd_request[3]) begin
						main_sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (main_sdram_choose_cmd_request[0]) begin
							main_sdram_choose_cmd_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (main_sdram_choose_cmd_request[3]) begin
					main_sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (main_sdram_choose_cmd_request[0]) begin
						main_sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (main_sdram_choose_cmd_request[1]) begin
							main_sdram_choose_cmd_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (main_sdram_choose_cmd_request[0]) begin
					main_sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (main_sdram_choose_cmd_request[1]) begin
						main_sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (main_sdram_choose_cmd_request[2]) begin
							main_sdram_choose_cmd_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	if (main_sdram_choose_req_ce) begin
		case (main_sdram_choose_req_grant)
			1'd0: begin
				if (main_sdram_choose_req_request[1]) begin
					main_sdram_choose_req_grant <= 1'd1;
				end else begin
					if (main_sdram_choose_req_request[2]) begin
						main_sdram_choose_req_grant <= 2'd2;
					end else begin
						if (main_sdram_choose_req_request[3]) begin
							main_sdram_choose_req_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (main_sdram_choose_req_request[2]) begin
					main_sdram_choose_req_grant <= 2'd2;
				end else begin
					if (main_sdram_choose_req_request[3]) begin
						main_sdram_choose_req_grant <= 2'd3;
					end else begin
						if (main_sdram_choose_req_request[0]) begin
							main_sdram_choose_req_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (main_sdram_choose_req_request[3]) begin
					main_sdram_choose_req_grant <= 2'd3;
				end else begin
					if (main_sdram_choose_req_request[0]) begin
						main_sdram_choose_req_grant <= 1'd0;
					end else begin
						if (main_sdram_choose_req_request[1]) begin
							main_sdram_choose_req_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (main_sdram_choose_req_request[0]) begin
					main_sdram_choose_req_grant <= 1'd0;
				end else begin
					if (main_sdram_choose_req_request[1]) begin
						main_sdram_choose_req_grant <= 1'd1;
					end else begin
						if (main_sdram_choose_req_request[2]) begin
							main_sdram_choose_req_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	main_sdram_dfi_p0_cs_n <= 1'd0;
	main_sdram_dfi_p0_bank <= builder_array_muxed0;
	main_sdram_dfi_p0_address <= builder_array_muxed1;
	main_sdram_dfi_p0_cas_n <= (~builder_array_muxed2);
	main_sdram_dfi_p0_ras_n <= (~builder_array_muxed3);
	main_sdram_dfi_p0_we_n <= (~builder_array_muxed4);
	main_sdram_dfi_p0_rddata_en <= builder_array_muxed5;
	main_sdram_dfi_p0_wrdata_en <= builder_array_muxed6;
	if (main_sdram_trrdcon_valid) begin
		main_sdram_trrdcon_count <= 1'd0;
		if (1'd1) begin
			main_sdram_trrdcon_ready <= 1'd1;
		end else begin
			main_sdram_trrdcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_trrdcon_ready)) begin
			main_sdram_trrdcon_count <= (main_sdram_trrdcon_count - 1'd1);
			if ((main_sdram_trrdcon_count == 1'd1)) begin
				main_sdram_trrdcon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_tccdcon_valid) begin
		main_sdram_tccdcon_count <= 1'd0;
		if (1'd1) begin
			main_sdram_tccdcon_ready <= 1'd1;
		end else begin
			main_sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_tccdcon_ready)) begin
			main_sdram_tccdcon_count <= (main_sdram_tccdcon_count - 1'd1);
			if ((main_sdram_tccdcon_count == 1'd1)) begin
				main_sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (main_sdram_twtrcon_valid) begin
		main_sdram_twtrcon_count <= 3'd4;
		if (1'd0) begin
			main_sdram_twtrcon_ready <= 1'd1;
		end else begin
			main_sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_sdram_twtrcon_ready)) begin
			main_sdram_twtrcon_count <= (main_sdram_twtrcon_count - 1'd1);
			if ((main_sdram_twtrcon_count == 1'd1)) begin
				main_sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	builder_multiplexer_state <= builder_multiplexer_next_state;
	builder_new_master_wdata_ready <= ((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_wdata_ready));
	builder_new_master_rdata_valid0 <= ((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_rdata_valid));
	builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0;
	builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1;
	builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2;
	main_adr_offset_r <= main_wb_sdram_adr[1:0];
	builder_fullmemorywe_state <= builder_fullmemorywe_next_state;
	builder_litedramnativeportconverter_state <= builder_litedramnativeportconverter_next_state;
	if (main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce) begin
		main_wishbone_bridge_count <= main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value;
	end
	if ((main_wishbone_bridge_wdata_converter_converter_source_valid & main_wishbone_bridge_wdata_converter_converter_source_ready)) begin
		if (main_wishbone_bridge_wdata_converter_converter_last) begin
			main_wishbone_bridge_wdata_converter_converter_mux <= 1'd0;
		end else begin
			main_wishbone_bridge_wdata_converter_converter_mux <= (main_wishbone_bridge_wdata_converter_converter_mux + 1'd1);
		end
	end
	if (main_wishbone_bridge_rdata_converter_converter_source_ready) begin
		main_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
	end
	if (main_wishbone_bridge_rdata_converter_converter_load_part) begin
		if (((main_wishbone_bridge_rdata_converter_converter_demux == 4'd15) | main_wishbone_bridge_rdata_converter_converter_sink_last)) begin
			main_wishbone_bridge_rdata_converter_converter_demux <= 1'd0;
			main_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd1;
		end else begin
			main_wishbone_bridge_rdata_converter_converter_demux <= (main_wishbone_bridge_rdata_converter_converter_demux + 1'd1);
		end
	end
	if ((main_wishbone_bridge_rdata_converter_converter_source_valid & main_wishbone_bridge_rdata_converter_converter_source_ready)) begin
		if ((main_wishbone_bridge_rdata_converter_converter_sink_valid & main_wishbone_bridge_rdata_converter_converter_sink_ready)) begin
			main_wishbone_bridge_rdata_converter_converter_source_first <= main_wishbone_bridge_rdata_converter_converter_sink_first;
			main_wishbone_bridge_rdata_converter_converter_source_last <= main_wishbone_bridge_rdata_converter_converter_sink_last;
		end else begin
			main_wishbone_bridge_rdata_converter_converter_source_first <= 1'd0;
			main_wishbone_bridge_rdata_converter_converter_source_last <= 1'd0;
		end
	end else begin
		if ((main_wishbone_bridge_rdata_converter_converter_sink_valid & main_wishbone_bridge_rdata_converter_converter_sink_ready)) begin
			main_wishbone_bridge_rdata_converter_converter_source_first <= (main_wishbone_bridge_rdata_converter_converter_sink_first | main_wishbone_bridge_rdata_converter_converter_source_first);
			main_wishbone_bridge_rdata_converter_converter_source_last <= (main_wishbone_bridge_rdata_converter_converter_sink_last | main_wishbone_bridge_rdata_converter_converter_source_last);
		end
	end
	if (main_wishbone_bridge_rdata_converter_converter_load_part) begin
		case (main_wishbone_bridge_rdata_converter_converter_demux)
			1'd0: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[7:0] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			1'd1: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[15:8] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			2'd2: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[23:16] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			2'd3: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[31:24] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			3'd4: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[39:32] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			3'd5: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[47:40] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			3'd6: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[55:48] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			3'd7: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[63:56] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd8: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[71:64] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd9: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[79:72] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd10: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[87:80] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd11: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[95:88] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd12: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[103:96] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd13: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[111:104] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd14: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[119:112] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
			4'd15: begin
				main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:120] <= main_wishbone_bridge_rdata_converter_converter_sink_payload_data;
			end
		endcase
	end
	if (main_wishbone_bridge_rdata_converter_converter_load_part) begin
		main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= (main_wishbone_bridge_rdata_converter_converter_demux + 1'd1);
	end
	builder_fsm_state <= builder_fsm_next_state;
	if (main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce) begin
		main_wishbone_bridge_aborted <= main_wishbone_bridge_aborted_subfragments_fsm_next_value;
	end
	builder_state <= builder_next_state;
	if (builder_basesoc_dat_w_basesoc_next_value_ce0) begin
		builder_basesoc_dat_w <= builder_basesoc_dat_w_basesoc_next_value0;
	end
	if (builder_basesoc_adr_basesoc_next_value_ce1) begin
		builder_basesoc_adr <= builder_basesoc_adr_basesoc_next_value1;
	end
	if (builder_basesoc_we_basesoc_next_value_ce2) begin
		builder_basesoc_we <= builder_basesoc_we_basesoc_next_value2;
	end
	case (builder_grant)
		1'd0: begin
			if ((~builder_request[0])) begin
				if (builder_request[1]) begin
					builder_grant <= 1'd1;
				end else begin
					if (builder_request[2]) begin
						builder_grant <= 2'd2;
					end
				end
			end
		end
		1'd1: begin
			if ((~builder_request[1])) begin
				if (builder_request[2]) begin
					builder_grant <= 2'd2;
				end else begin
					if (builder_request[0]) begin
						builder_grant <= 1'd0;
					end
				end
			end
		end
		2'd2: begin
			if ((~builder_request[2])) begin
				if (builder_request[0]) begin
					builder_grant <= 1'd0;
				end else begin
					if (builder_request[1]) begin
						builder_grant <= 1'd1;
					end
				end
			end
		end
	endcase
	builder_slave_sel_r <= builder_slave_sel;
	if (builder_wait) begin
		if ((~builder_done)) begin
			builder_count <= (builder_count - 1'd1);
		end
	end else begin
		builder_count <= 20'd1000000;
	end
	builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank0_sel) begin
		case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank0_reset0_re) begin
		main_basesoc_reset_storage[1:0] <= builder_csr_bankarray_csrbank0_reset0_r;
	end
	main_basesoc_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
	if (builder_csr_bankarray_csrbank0_scratch0_re) begin
		main_basesoc_scratch_storage[31:0] <= builder_csr_bankarray_csrbank0_scratch0_r;
	end
	main_basesoc_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
	main_basesoc_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
	builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
	builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank1_sel) begin
		case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_out0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank1_out0_re) begin
		main_leds_storage[3:0] <= builder_csr_bankarray_csrbank1_out0_r;
	end
	main_leds_re <= builder_csr_bankarray_csrbank1_out0_re;
	builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank2_sel) begin
		case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dfii_control0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dfii_pi0_command0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= main_sdram_command_issue_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dfii_pi0_address0_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dfii_pi0_rddata_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank2_dfii_control0_re) begin
		main_sdram_storage[3:0] <= builder_csr_bankarray_csrbank2_dfii_control0_r;
	end
	main_sdram_re <= builder_csr_bankarray_csrbank2_dfii_control0_re;
	if (builder_csr_bankarray_csrbank2_dfii_pi0_command0_re) begin
		main_sdram_command_storage[5:0] <= builder_csr_bankarray_csrbank2_dfii_pi0_command0_r;
	end
	main_sdram_command_re <= builder_csr_bankarray_csrbank2_dfii_pi0_command0_re;
	if (builder_csr_bankarray_csrbank2_dfii_pi0_address0_re) begin
		main_sdram_address_storage[12:0] <= builder_csr_bankarray_csrbank2_dfii_pi0_address0_r;
	end
	main_sdram_address_re <= builder_csr_bankarray_csrbank2_dfii_pi0_address0_re;
	if (builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re) begin
		main_sdram_baddress_storage[1:0] <= builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_r;
	end
	main_sdram_baddress_re <= builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re;
	if (builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re) begin
		main_sdram_wrdata_storage[7:0] <= builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_r;
	end
	main_sdram_wrdata_re <= builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re;
	main_sdram_rddata_re <= builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re;
	builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank3_sel) begin
		case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_bitbang0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_miso_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_bitbang_en0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank3_bitbang0_re) begin
		main_bitbang_storage[3:0] <= builder_csr_bankarray_csrbank3_bitbang0_r;
	end
	main_bitbang_re <= builder_csr_bankarray_csrbank3_bitbang0_re;
	main_miso_re <= builder_csr_bankarray_csrbank3_miso_re;
	if (builder_csr_bankarray_csrbank3_bitbang_en0_re) begin
		main_bitbang_en_storage <= builder_csr_bankarray_csrbank3_bitbang_en0_r;
	end
	main_bitbang_en_re <= builder_csr_bankarray_csrbank3_bitbang_en0_re;
	builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank4_sel) begin
		case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_load0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_reload0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_en0_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_update_value0_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_value_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_status_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_pending_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_enable0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank4_load0_re) begin
		main_basesoc_load_storage[31:0] <= builder_csr_bankarray_csrbank4_load0_r;
	end
	main_basesoc_load_re <= builder_csr_bankarray_csrbank4_load0_re;
	if (builder_csr_bankarray_csrbank4_reload0_re) begin
		main_basesoc_reload_storage[31:0] <= builder_csr_bankarray_csrbank4_reload0_r;
	end
	main_basesoc_reload_re <= builder_csr_bankarray_csrbank4_reload0_re;
	if (builder_csr_bankarray_csrbank4_en0_re) begin
		main_basesoc_en_storage <= builder_csr_bankarray_csrbank4_en0_r;
	end
	main_basesoc_en_re <= builder_csr_bankarray_csrbank4_en0_re;
	if (builder_csr_bankarray_csrbank4_update_value0_re) begin
		main_basesoc_update_value_storage <= builder_csr_bankarray_csrbank4_update_value0_r;
	end
	main_basesoc_update_value_re <= builder_csr_bankarray_csrbank4_update_value0_re;
	main_basesoc_value_re <= builder_csr_bankarray_csrbank4_value_re;
	main_basesoc_status_re <= builder_csr_bankarray_csrbank4_ev_status_re;
	if (builder_csr_bankarray_csrbank4_ev_pending_re) begin
		main_basesoc_pending_r <= builder_csr_bankarray_csrbank4_ev_pending_r;
	end
	main_basesoc_pending_re <= builder_csr_bankarray_csrbank4_ev_pending_re;
	if (builder_csr_bankarray_csrbank4_ev_enable0_re) begin
		main_basesoc_enable_storage <= builder_csr_bankarray_csrbank4_ev_enable0_r;
	end
	main_basesoc_enable_re <= builder_csr_bankarray_csrbank4_ev_enable0_re;
	builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank5_sel) begin
		case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= main_basesoc_uartcrossover_rxtx_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txfull_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxempty_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_status_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_pending_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_enable0_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txempty_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxfull_w;
			end
			4'd8: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= main_basesoc_xover_rxtx_w;
			end
			4'd9: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_txfull_w;
			end
			4'd10: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_rxempty_w;
			end
			4'd11: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_ev_status_w;
			end
			4'd12: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_ev_pending_w;
			end
			4'd13: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_ev_enable0_w;
			end
			4'd14: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_txempty_w;
			end
			4'd15: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_xover_rxfull_w;
			end
		endcase
	end
	main_basesoc_uartcrossover_txfull_re <= builder_csr_bankarray_csrbank5_txfull_re;
	main_basesoc_uartcrossover_rxempty_re <= builder_csr_bankarray_csrbank5_rxempty_re;
	main_basesoc_uartcrossover_status_re <= builder_csr_bankarray_csrbank5_ev_status_re;
	if (builder_csr_bankarray_csrbank5_ev_pending_re) begin
		main_basesoc_uartcrossover_pending_r[1:0] <= builder_csr_bankarray_csrbank5_ev_pending_r;
	end
	main_basesoc_uartcrossover_pending_re <= builder_csr_bankarray_csrbank5_ev_pending_re;
	if (builder_csr_bankarray_csrbank5_ev_enable0_re) begin
		main_basesoc_uartcrossover_enable_storage[1:0] <= builder_csr_bankarray_csrbank5_ev_enable0_r;
	end
	main_basesoc_uartcrossover_enable_re <= builder_csr_bankarray_csrbank5_ev_enable0_re;
	main_basesoc_uartcrossover_txempty_re <= builder_csr_bankarray_csrbank5_txempty_re;
	main_basesoc_uartcrossover_rxfull_re <= builder_csr_bankarray_csrbank5_rxfull_re;
	main_basesoc_xover_txfull_re <= builder_csr_bankarray_csrbank5_xover_txfull_re;
	main_basesoc_xover_rxempty_re <= builder_csr_bankarray_csrbank5_xover_rxempty_re;
	main_basesoc_xover_status_re <= builder_csr_bankarray_csrbank5_xover_ev_status_re;
	if (builder_csr_bankarray_csrbank5_xover_ev_pending_re) begin
		main_basesoc_xover_pending_r[1:0] <= builder_csr_bankarray_csrbank5_xover_ev_pending_r;
	end
	main_basesoc_xover_pending_re <= builder_csr_bankarray_csrbank5_xover_ev_pending_re;
	if (builder_csr_bankarray_csrbank5_xover_ev_enable0_re) begin
		main_basesoc_xover_enable_storage[1:0] <= builder_csr_bankarray_csrbank5_xover_ev_enable0_r;
	end
	main_basesoc_xover_enable_re <= builder_csr_bankarray_csrbank5_xover_ev_enable0_re;
	main_basesoc_xover_txempty_re <= builder_csr_bankarray_csrbank5_xover_txempty_re;
	main_basesoc_xover_rxfull_re <= builder_csr_bankarray_csrbank5_xover_rxfull_re;
	if (sys_rst) begin
		main_basesoc_reset_storage <= 2'd0;
		main_basesoc_reset_re <= 1'd0;
		main_basesoc_scratch_storage <= 32'd305419896;
		main_basesoc_scratch_re <= 1'd0;
		main_basesoc_bus_errors_re <= 1'd0;
		main_basesoc_bus_errors <= 32'd0;
		main_basesoc_ram_bus_ack <= 1'd0;
		main_basesoc_uartcrossover_txfull_re <= 1'd0;
		main_basesoc_uartcrossover_rxempty_re <= 1'd0;
		main_basesoc_uartcrossover_tx_pending <= 1'd0;
		main_basesoc_uartcrossover_tx_trigger_d <= 1'd0;
		main_basesoc_uartcrossover_rx_pending <= 1'd0;
		main_basesoc_uartcrossover_rx_trigger_d <= 1'd0;
		main_basesoc_uartcrossover_status_re <= 1'd0;
		main_basesoc_uartcrossover_pending_re <= 1'd0;
		main_basesoc_uartcrossover_pending_r <= 2'd0;
		main_basesoc_uartcrossover_enable_storage <= 2'd0;
		main_basesoc_uartcrossover_enable_re <= 1'd0;
		main_basesoc_uartcrossover_txempty_re <= 1'd0;
		main_basesoc_uartcrossover_rxfull_re <= 1'd0;
		main_basesoc_uartcrossover_tx_fifo_readable <= 1'd0;
		main_basesoc_uartcrossover_tx_fifo_level0 <= 5'd0;
		main_basesoc_uartcrossover_tx_fifo_produce <= 4'd0;
		main_basesoc_uartcrossover_tx_fifo_consume <= 4'd0;
		main_basesoc_uartcrossover_rx_fifo_readable <= 1'd0;
		main_basesoc_uartcrossover_rx_fifo_level0 <= 5'd0;
		main_basesoc_uartcrossover_rx_fifo_produce <= 4'd0;
		main_basesoc_uartcrossover_rx_fifo_consume <= 4'd0;
		main_basesoc_xover_txfull_re <= 1'd0;
		main_basesoc_xover_rxempty_re <= 1'd0;
		main_basesoc_xover_tx_pending <= 1'd0;
		main_basesoc_xover_tx_trigger_d <= 1'd0;
		main_basesoc_xover_rx_pending <= 1'd0;
		main_basesoc_xover_rx_trigger_d <= 1'd0;
		main_basesoc_xover_status_re <= 1'd0;
		main_basesoc_xover_pending_re <= 1'd0;
		main_basesoc_xover_pending_r <= 2'd0;
		main_basesoc_xover_enable_storage <= 2'd0;
		main_basesoc_xover_enable_re <= 1'd0;
		main_basesoc_xover_txempty_re <= 1'd0;
		main_basesoc_xover_rxfull_re <= 1'd0;
		main_basesoc_xover_tx_fifo_source_valid <= 1'd0;
		main_basesoc_xover_tx_fifo_source_payload_data <= 8'd0;
		main_basesoc_xover_rx_fifo_readable <= 1'd0;
		main_basesoc_xover_rx_fifo_level0 <= 5'd0;
		main_basesoc_xover_rx_fifo_produce <= 4'd0;
		main_basesoc_xover_rx_fifo_consume <= 4'd0;
		main_basesoc_load_storage <= 32'd0;
		main_basesoc_load_re <= 1'd0;
		main_basesoc_reload_storage <= 32'd0;
		main_basesoc_reload_re <= 1'd0;
		main_basesoc_en_storage <= 1'd0;
		main_basesoc_en_re <= 1'd0;
		main_basesoc_update_value_storage <= 1'd0;
		main_basesoc_update_value_re <= 1'd0;
		main_basesoc_value_status <= 32'd0;
		main_basesoc_value_re <= 1'd0;
		main_basesoc_zero_pending <= 1'd0;
		main_basesoc_zero_trigger_d <= 1'd0;
		main_basesoc_status_re <= 1'd0;
		main_basesoc_pending_re <= 1'd0;
		main_basesoc_pending_r <= 1'd0;
		main_basesoc_enable_storage <= 1'd0;
		main_basesoc_enable_re <= 1'd0;
		main_basesoc_value <= 32'd0;
		serial_tx <= 1'd0;
		main_uart_bridge_tx_tick <= 1'd0;
		main_uart_bridge_rx_tick <= 1'd0;
		main_uart_bridge_rx_rx_d <= 1'd0;
		main_uart_bridge_incr <= 1'd0;
		main_uart_bridge_count <= 23'd5000000;
		main_bus_ack <= 1'd0;
		main_bitbang_re <= 1'd0;
		main_miso_re <= 1'd0;
		main_bitbang_en_storage <= 1'd0;
		main_bitbang_en_re <= 1'd0;
		main_cs_n1 <= 1'd1;
		main_clk1 <= 1'd0;
		main_sr <= 32'd0;
		main_i <= 1'd0;
		main_miso <= 1'd0;
		main_counter <= 8'd0;
		main_leds_storage <= 4'd0;
		main_leds_re <= 1'd0;
		main_leds_chaser <= 4'd0;
		main_leds_mode <= 1'd0;
		main_leds_count <= 23'd6250000;
		main_dfi_p0_rddata_valid <= 1'd0;
		main_rddata_en <= 3'd0;
		main_sdram_storage <= 4'd1;
		main_sdram_re <= 1'd0;
		main_sdram_command_storage <= 6'd0;
		main_sdram_command_re <= 1'd0;
		main_sdram_address_re <= 1'd0;
		main_sdram_baddress_re <= 1'd0;
		main_sdram_wrdata_re <= 1'd0;
		main_sdram_rddata_status <= 8'd0;
		main_sdram_rddata_re <= 1'd0;
		main_sdram_dfi_p0_address <= 13'd0;
		main_sdram_dfi_p0_bank <= 2'd0;
		main_sdram_dfi_p0_cas_n <= 1'd1;
		main_sdram_dfi_p0_cs_n <= 1'd1;
		main_sdram_dfi_p0_ras_n <= 1'd1;
		main_sdram_dfi_p0_we_n <= 1'd1;
		main_sdram_dfi_p0_wrdata_en <= 1'd0;
		main_sdram_dfi_p0_rddata_en <= 1'd0;
		main_sdram_cmd_payload_a <= 13'd0;
		main_sdram_cmd_payload_ba <= 2'd0;
		main_sdram_cmd_payload_cas <= 1'd0;
		main_sdram_cmd_payload_ras <= 1'd0;
		main_sdram_cmd_payload_we <= 1'd0;
		main_sdram_timer_count1 <= 9'd390;
		main_sdram_postponer_req_o <= 1'd0;
		main_sdram_postponer_count <= 1'd0;
		main_sdram_sequencer_done1 <= 1'd0;
		main_sdram_sequencer_counter <= 3'd0;
		main_sdram_sequencer_count <= 1'd0;
		main_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		main_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		main_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		main_sdram_bankmachine0_cmd_buffer_source_valid <= 1'd0;
		main_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		main_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 23'd0;
		main_sdram_bankmachine0_row <= 13'd0;
		main_sdram_bankmachine0_row_opened <= 1'd0;
		main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		main_sdram_bankmachine0_twtpcon_count <= 2'd0;
		main_sdram_bankmachine0_trccon_ready <= 1'd0;
		main_sdram_bankmachine0_trccon_count <= 2'd0;
		main_sdram_bankmachine0_trascon_ready <= 1'd0;
		main_sdram_bankmachine0_trascon_count <= 2'd0;
		main_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		main_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		main_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		main_sdram_bankmachine1_cmd_buffer_source_valid <= 1'd0;
		main_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		main_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 23'd0;
		main_sdram_bankmachine1_row <= 13'd0;
		main_sdram_bankmachine1_row_opened <= 1'd0;
		main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		main_sdram_bankmachine1_twtpcon_count <= 2'd0;
		main_sdram_bankmachine1_trccon_ready <= 1'd0;
		main_sdram_bankmachine1_trccon_count <= 2'd0;
		main_sdram_bankmachine1_trascon_ready <= 1'd0;
		main_sdram_bankmachine1_trascon_count <= 2'd0;
		main_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		main_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		main_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		main_sdram_bankmachine2_cmd_buffer_source_valid <= 1'd0;
		main_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		main_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 23'd0;
		main_sdram_bankmachine2_row <= 13'd0;
		main_sdram_bankmachine2_row_opened <= 1'd0;
		main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		main_sdram_bankmachine2_twtpcon_count <= 2'd0;
		main_sdram_bankmachine2_trccon_ready <= 1'd0;
		main_sdram_bankmachine2_trccon_count <= 2'd0;
		main_sdram_bankmachine2_trascon_ready <= 1'd0;
		main_sdram_bankmachine2_trascon_count <= 2'd0;
		main_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		main_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		main_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		main_sdram_bankmachine3_cmd_buffer_source_valid <= 1'd0;
		main_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		main_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 23'd0;
		main_sdram_bankmachine3_row <= 13'd0;
		main_sdram_bankmachine3_row_opened <= 1'd0;
		main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		main_sdram_bankmachine3_twtpcon_count <= 2'd0;
		main_sdram_bankmachine3_trccon_ready <= 1'd0;
		main_sdram_bankmachine3_trccon_count <= 2'd0;
		main_sdram_bankmachine3_trascon_ready <= 1'd0;
		main_sdram_bankmachine3_trascon_count <= 2'd0;
		main_sdram_choose_cmd_grant <= 2'd0;
		main_sdram_choose_req_grant <= 2'd0;
		main_sdram_trrdcon_ready <= 1'd0;
		main_sdram_trrdcon_count <= 1'd0;
		main_sdram_tccdcon_ready <= 1'd0;
		main_sdram_tccdcon_count <= 1'd0;
		main_sdram_twtrcon_ready <= 1'd0;
		main_sdram_twtrcon_count <= 3'd0;
		main_sdram_time0 <= 5'd0;
		main_sdram_time1 <= 4'd0;
		main_wishbone_bridge_count <= 4'd0;
		main_wishbone_bridge_wdata_converter_converter_mux <= 4'd0;
		main_wishbone_bridge_rdata_converter_converter_source_payload_data <= 128'd0;
		main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= 5'd0;
		main_wishbone_bridge_rdata_converter_converter_demux <= 4'd0;
		main_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
		main_wishbone_bridge_aborted <= 1'd0;
		builder_uartwishbonebridge_rs232phytx_state <= 1'd0;
		builder_uartwishbonebridge_rs232phyrx_state <= 1'd0;
		builder_uartwishbonebridge_state <= 3'd0;
		builder_refresher_state <= 2'd0;
		builder_bankmachine0_state <= 3'd0;
		builder_bankmachine1_state <= 3'd0;
		builder_bankmachine2_state <= 3'd0;
		builder_bankmachine3_state <= 3'd0;
		builder_multiplexer_state <= 3'd0;
		builder_new_master_wdata_ready <= 1'd0;
		builder_new_master_rdata_valid0 <= 1'd0;
		builder_new_master_rdata_valid1 <= 1'd0;
		builder_new_master_rdata_valid2 <= 1'd0;
		builder_new_master_rdata_valid3 <= 1'd0;
		builder_fullmemorywe_state <= 2'd0;
		builder_litedramnativeportconverter_state <= 1'd0;
		builder_fsm_state <= 2'd0;
		builder_basesoc_we <= 1'd0;
		builder_grant <= 2'd0;
		builder_slave_sel_r <= 4'd0;
		builder_count <= 20'd1000000;
		builder_csr_bankarray_sel_r <= 1'd0;
		builder_state <= 2'd0;
	end
	builder_regs0 <= serial_rx;
	builder_regs1 <= builder_regs0;
end

reg [31:0] mem[0:511];
reg [8:0] memadr;
always @(posedge sys_clk) begin
	if (main_basesoc_we[0])
		mem[main_basesoc_adr][7:0] <= main_basesoc_dat_w[7:0];
	if (main_basesoc_we[1])
		mem[main_basesoc_adr][15:8] <= main_basesoc_dat_w[15:8];
	if (main_basesoc_we[2])
		mem[main_basesoc_adr][23:16] <= main_basesoc_dat_w[23:16];
	if (main_basesoc_we[3])
		mem[main_basesoc_adr][31:24] <= main_basesoc_dat_w[31:24];
	memadr <= main_basesoc_adr;
end

assign main_basesoc_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

reg [7:0] mem_1[0:43];
reg [5:0] memadr_1;
always @(posedge sys_clk) begin
	memadr_1 <= builder_csr_bankarray_adr;
end

assign builder_csr_bankarray_dat_r = mem_1[memadr_1];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [9:0] storage[0:15];
reg [9:0] memdat;
reg [9:0] memdat_1;
always @(posedge sys_clk) begin
	if (main_basesoc_uartcrossover_tx_fifo_wrport_we)
		storage[main_basesoc_uartcrossover_tx_fifo_wrport_adr] <= main_basesoc_uartcrossover_tx_fifo_wrport_dat_w;
	memdat <= storage[main_basesoc_uartcrossover_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_basesoc_uartcrossover_tx_fifo_rdport_re)
		memdat_1 <= storage[main_basesoc_uartcrossover_tx_fifo_rdport_adr];
end

assign main_basesoc_uartcrossover_tx_fifo_wrport_dat_r = memdat;
assign main_basesoc_uartcrossover_tx_fifo_rdport_dat_r = memdat_1;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_2;
reg [9:0] memdat_3;
always @(posedge sys_clk) begin
	if (main_basesoc_uartcrossover_rx_fifo_wrport_we)
		storage_1[main_basesoc_uartcrossover_rx_fifo_wrport_adr] <= main_basesoc_uartcrossover_rx_fifo_wrport_dat_w;
	memdat_2 <= storage_1[main_basesoc_uartcrossover_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_basesoc_uartcrossover_rx_fifo_rdport_re)
		memdat_3 <= storage_1[main_basesoc_uartcrossover_rx_fifo_rdport_adr];
end

assign main_basesoc_uartcrossover_rx_fifo_wrport_dat_r = memdat_2;
assign main_basesoc_uartcrossover_rx_fifo_rdport_dat_r = memdat_3;

reg [9:0] storage_2[0:15];
reg [9:0] memdat_4;
reg [9:0] memdat_5;
always @(posedge sys_clk) begin
	if (main_basesoc_xover_rx_fifo_wrport_we)
		storage_2[main_basesoc_xover_rx_fifo_wrport_adr] <= main_basesoc_xover_rx_fifo_wrport_dat_w;
	memdat_4 <= storage_2[main_basesoc_xover_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_basesoc_xover_rx_fifo_rdport_re)
		memdat_5 <= storage_2[main_basesoc_xover_rx_fifo_rdport_adr];
end

assign main_basesoc_xover_rx_fifo_wrport_dat_r = memdat_4;
assign main_basesoc_xover_rx_fifo_rdport_dat_r = memdat_5;

reg [25:0] storage_3[0:7];
reg [25:0] memdat_6;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_3[main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_3[main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_3[main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [25:0] storage_4[0:7];
reg [25:0] memdat_7;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_4[main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_4[main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_4[main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [25:0] storage_5[0:7];
reg [25:0] memdat_8;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_5[main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_8 <= storage_5[main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_8;
assign main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_5[main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [25:0] storage_6[0:7];
reg [25:0] memdat_9;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_6[main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_9 <= storage_6[main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_9;
assign main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_6[main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [26:0] tag_mem[0:63];
reg [5:0] memadr_2;
always @(posedge sys_clk) begin
	if (main_tag_port_we)
		tag_mem[main_tag_port_adr] <= main_tag_port_dat_w;
	memadr_2 <= main_tag_port_adr;
end

assign main_tag_port_dat_r = tag_mem[memadr_2];

serv_rf_top #(
	.RESET_PC(32'd2147876864)
) serv_rf_top (
	.clk(sys_clk),
	.i_dbus_ack(main_basesoc_serv_dbus_ack),
	.i_dbus_rdt(main_basesoc_serv_dbus_dat_r),
	.i_ibus_ack(main_basesoc_serv_ibus_ack),
	.i_ibus_rdt(main_basesoc_serv_ibus_dat_r),
	.i_rst((sys_rst | main_basesoc_serv_reset)),
	.i_timer_irq(1'd0),
	.o_dbus_adr({main_basesoc_serv_dbus_adr, main_basesoc_serv1}),
	.o_dbus_cyc(main_basesoc_serv_dbus_cyc),
	.o_dbus_dat(main_basesoc_serv_dbus_dat_w),
	.o_dbus_sel(main_basesoc_serv_dbus_sel),
	.o_dbus_we(main_basesoc_serv_dbus_we),
	.o_ibus_adr({main_basesoc_serv_ibus_adr, main_basesoc_serv0}),
	.o_ibus_cyc(main_basesoc_serv_ibus_cyc)
);

SB_PLL40_CORE #(
	.DIVF(3'd7),
	.DIVQ(3'd4),
	.DIVR(1'd0),
	.FEEDBACK_PATH("SIMPLE"),
	.FILTER_RANGE(3'd5)
) SB_PLL40_CORE (
	.REFERENCECLK(main_crg_clkin),
	.RESETB((~main_crg_reset)),
	.LOCK(main_crg_locked),
	.PLLOUTGLOBAL(main_crg_clkout)
);

reg [7:0] data_mem_grain0[0:63];
reg [5:0] memadr_3;
always @(posedge sys_clk) begin
	if (main_data_port_we[0])
		data_mem_grain0[main_data_port_adr] <= main_data_port_dat_w[7:0];
	memadr_3 <= main_data_port_adr;
end

assign main_data_port_dat_r[7:0] = data_mem_grain0[memadr_3];

reg [7:0] data_mem_grain1[0:63];
reg [5:0] memadr_4;
always @(posedge sys_clk) begin
	if (main_data_port_we[1])
		data_mem_grain1[main_data_port_adr] <= main_data_port_dat_w[15:8];
	memadr_4 <= main_data_port_adr;
end

assign main_data_port_dat_r[15:8] = data_mem_grain1[memadr_4];

reg [7:0] data_mem_grain2[0:63];
reg [5:0] memadr_5;
always @(posedge sys_clk) begin
	if (main_data_port_we[2])
		data_mem_grain2[main_data_port_adr] <= main_data_port_dat_w[23:16];
	memadr_5 <= main_data_port_adr;
end

assign main_data_port_dat_r[23:16] = data_mem_grain2[memadr_5];

reg [7:0] data_mem_grain3[0:63];
reg [5:0] memadr_6;
always @(posedge sys_clk) begin
	if (main_data_port_we[3])
		data_mem_grain3[main_data_port_adr] <= main_data_port_dat_w[31:24];
	memadr_6 <= main_data_port_adr;
end

assign main_data_port_dat_r[31:24] = data_mem_grain3[memadr_6];

reg [7:0] data_mem_grain4[0:63];
reg [5:0] memadr_7;
always @(posedge sys_clk) begin
	if (main_data_port_we[4])
		data_mem_grain4[main_data_port_adr] <= main_data_port_dat_w[39:32];
	memadr_7 <= main_data_port_adr;
end

assign main_data_port_dat_r[39:32] = data_mem_grain4[memadr_7];

reg [7:0] data_mem_grain5[0:63];
reg [5:0] memadr_8;
always @(posedge sys_clk) begin
	if (main_data_port_we[5])
		data_mem_grain5[main_data_port_adr] <= main_data_port_dat_w[47:40];
	memadr_8 <= main_data_port_adr;
end

assign main_data_port_dat_r[47:40] = data_mem_grain5[memadr_8];

reg [7:0] data_mem_grain6[0:63];
reg [5:0] memadr_9;
always @(posedge sys_clk) begin
	if (main_data_port_we[6])
		data_mem_grain6[main_data_port_adr] <= main_data_port_dat_w[55:48];
	memadr_9 <= main_data_port_adr;
end

assign main_data_port_dat_r[55:48] = data_mem_grain6[memadr_9];

reg [7:0] data_mem_grain7[0:63];
reg [5:0] memadr_10;
always @(posedge sys_clk) begin
	if (main_data_port_we[7])
		data_mem_grain7[main_data_port_adr] <= main_data_port_dat_w[63:56];
	memadr_10 <= main_data_port_adr;
end

assign main_data_port_dat_r[63:56] = data_mem_grain7[memadr_10];

reg [7:0] data_mem_grain8[0:63];
reg [5:0] memadr_11;
always @(posedge sys_clk) begin
	if (main_data_port_we[8])
		data_mem_grain8[main_data_port_adr] <= main_data_port_dat_w[71:64];
	memadr_11 <= main_data_port_adr;
end

assign main_data_port_dat_r[71:64] = data_mem_grain8[memadr_11];

reg [7:0] data_mem_grain9[0:63];
reg [5:0] memadr_12;
always @(posedge sys_clk) begin
	if (main_data_port_we[9])
		data_mem_grain9[main_data_port_adr] <= main_data_port_dat_w[79:72];
	memadr_12 <= main_data_port_adr;
end

assign main_data_port_dat_r[79:72] = data_mem_grain9[memadr_12];

reg [7:0] data_mem_grain10[0:63];
reg [5:0] memadr_13;
always @(posedge sys_clk) begin
	if (main_data_port_we[10])
		data_mem_grain10[main_data_port_adr] <= main_data_port_dat_w[87:80];
	memadr_13 <= main_data_port_adr;
end

assign main_data_port_dat_r[87:80] = data_mem_grain10[memadr_13];

reg [7:0] data_mem_grain11[0:63];
reg [5:0] memadr_14;
always @(posedge sys_clk) begin
	if (main_data_port_we[11])
		data_mem_grain11[main_data_port_adr] <= main_data_port_dat_w[95:88];
	memadr_14 <= main_data_port_adr;
end

assign main_data_port_dat_r[95:88] = data_mem_grain11[memadr_14];

reg [7:0] data_mem_grain12[0:63];
reg [5:0] memadr_15;
always @(posedge sys_clk) begin
	if (main_data_port_we[12])
		data_mem_grain12[main_data_port_adr] <= main_data_port_dat_w[103:96];
	memadr_15 <= main_data_port_adr;
end

assign main_data_port_dat_r[103:96] = data_mem_grain12[memadr_15];

reg [7:0] data_mem_grain13[0:63];
reg [5:0] memadr_16;
always @(posedge sys_clk) begin
	if (main_data_port_we[13])
		data_mem_grain13[main_data_port_adr] <= main_data_port_dat_w[111:104];
	memadr_16 <= main_data_port_adr;
end

assign main_data_port_dat_r[111:104] = data_mem_grain13[memadr_16];

reg [7:0] data_mem_grain14[0:63];
reg [5:0] memadr_17;
always @(posedge sys_clk) begin
	if (main_data_port_we[14])
		data_mem_grain14[main_data_port_adr] <= main_data_port_dat_w[119:112];
	memadr_17 <= main_data_port_adr;
end

assign main_data_port_dat_r[119:112] = data_mem_grain14[memadr_17];

reg [7:0] data_mem_grain15[0:63];
reg [5:0] memadr_18;
always @(posedge sys_clk) begin
	if (main_data_port_we[15])
		data_mem_grain15[main_data_port_adr] <= main_data_port_dat_w[127:120];
	memadr_18 <= main_data_port_adr;
end

assign main_data_port_dat_r[127:120] = data_mem_grain15[memadr_18];

SB_DFFS SB_DFFS(
	.C(sys_clk),
	.D(1'd0),
	.S(((~main_crg_por_done) | (~main_crg_locked))),
	.Q(builder_rst1)
);

SB_DFFS SB_DFFS_1(
	.C(sys_clk),
	.D(builder_rst1),
	.S(((~main_crg_por_done) | (~main_crg_locked))),
	.Q(sys_rst)
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd16)
) SB_IO (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(1'd0),
	.D_OUT_1(1'd1),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_clock)
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_1 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_cs_n),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_cs_n)
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_2 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[0]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[0])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_3 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[1]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[1])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_4 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[2]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[2])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_5 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[3]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[3])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_6 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[4]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[4])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_7 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[5]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[5])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_8 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[6]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[6])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_9 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[7]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[7])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_10 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[8]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[8])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_11 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[9]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[9])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_12 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[10]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[10])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_13 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[11]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[11])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_14 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_address[12]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_a[12])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_15 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_bank[0]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_ba[0])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_16 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_bank[1]),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_ba[1])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_17 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_ras_n),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_ras_n)
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_18 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_cas_n),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_cas_n)
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_19 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_we_n),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_we_n)
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_20 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0(main_dfi_p0_cke),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_cke)
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_21 (
	.D_OUT_0(main_dfi_p0_wrdata[0]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[0]),
	.D_IN_0(main_dfi_p0_rddata[0])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_22 (
	.D_OUT_0(main_dfi_p0_wrdata[1]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[1]),
	.D_IN_0(main_dfi_p0_rddata[1])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_23 (
	.D_OUT_0(main_dfi_p0_wrdata[2]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[2]),
	.D_IN_0(main_dfi_p0_rddata[2])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_24 (
	.D_OUT_0(main_dfi_p0_wrdata[3]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[3]),
	.D_IN_0(main_dfi_p0_rddata[3])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_25 (
	.D_OUT_0(main_dfi_p0_wrdata[4]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[4]),
	.D_IN_0(main_dfi_p0_rddata[4])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_26 (
	.D_OUT_0(main_dfi_p0_wrdata[5]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[5]),
	.D_IN_0(main_dfi_p0_rddata[5])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_27 (
	.D_OUT_0(main_dfi_p0_wrdata[6]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[6]),
	.D_IN_0(main_dfi_p0_rddata[6])
);

SB_IO #(
	.PIN_TYPE(6'd52)
) SB_IO_28 (
	.D_OUT_0(main_dfi_p0_wrdata[7]),
	.INPUT_CLK(sys_clk),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(main_dfi_p0_wrdata_en),
	.PACKAGE_PIN(sdram_dq[7]),
	.D_IN_0(main_dfi_p0_rddata[7])
);

SB_IO #(
	.IO_STANDARD("SB_LVCMOS"),
	.PIN_TYPE(6'd20)
) SB_IO_29 (
	.CLOCK_ENABLE(1'd1),
	.D_OUT_0((main_dfi_p0_wrdata_en & main_dfi_p0_wrdata_mask)),
	.OUTPUT_CLK(sys_clk),
	.OUTPUT_ENABLE(1'd1),
	.PACKAGE_PIN(sdram_dm)
);

endmodule
