module DATA_MEMORY(
input clock,
input WE,
input [31:0] WD,
input [31:0] A,
output RD
);

reg [7:0] Memory [10:0]
//read operation is combinational.
assign RD = {Memory[A+3],Memory[A+2],Memory[A+1],Memory[A]}

always @(posedge clock) // write operation is sequential
begin
if(WE)
	{Memory[A+3],Memory[A+2],Memory[A+1],Memory[A]} <= WD;
end

endmodule
