\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{\section{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
}


Timing parameters For F\-S\-M\-C N\-A\-N\-D and P\-C\-C\-A\-R\-D Banks.  




{\ttfamily \#include $<$stm32f4xx\-\_\-fsmc.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a3b0b076d6c5cae5a023aba6d74ffb1b7}{F\-S\-M\-C\-\_\-\-Setup\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_abf4f8b523317ce9a2e079c2b5ac1d857}{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a9830626a2ab6b45fa384adbc5c55eb69}{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae39ab3cbe94c85c5614018cd0fc40094}{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For F\-S\-M\-C N\-A\-N\-D and P\-C\-C\-A\-R\-D Banks. 

Definition at line 146 of file stm32f4xx\-\_\-fsmc.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae39ab3cbe94c85c5614018cd0fc40094}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae39ab3cbe94c85c5614018cd0fc40094}
Defines the number of H\-C\-L\-K clock cycles during which the databus is kept in Hi\-Z after the start of a N\-A\-N\-D-\/\-Flash write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\-F\-F 

Definition at line 167 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a9830626a2ab6b45fa384adbc5c55eb69}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a9830626a2ab6b45fa384adbc5c55eb69}
Defines the number of H\-C\-L\-K clock cycles to hold address (and data for write access) after the command deassertion for N\-A\-N\-D-\/\-Flash read or write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\-F\-F 

Definition at line 160 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a3b0b076d6c5cae5a023aba6d74ffb1b7}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a3b0b076d6c5cae5a023aba6d74ffb1b7}
Defines the number of H\-C\-L\-K cycles to setup address before the command assertion for N\-A\-N\-D-\/\-Flash read or write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0x\-F\-F. 

Definition at line 148 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_abf4f8b523317ce9a2e079c2b5ac1d857}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_abf4f8b523317ce9a2e079c2b5ac1d857}
Defines the minimum number of H\-C\-L\-K cycles to assert the command for N\-A\-N\-D-\/\-Flash read or write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\-F\-F 

Definition at line 154 of file stm32f4xx\-\_\-fsmc.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.\-1.\-0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f4xx__fsmc_8h}{stm32f4xx\-\_\-fsmc.\-h}\end{DoxyCompactItemize}
