#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15ba21ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15ba21e10 .scope module, "my_chip" "my_chip" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "io_in";
    .port_info 1 /OUTPUT 12 "io_out";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
o0x130023940 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x15ba4aeb0_0 name=_ivl_10
o0x1300200a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15ba4af40_0 .net "clock", 0 0, o0x1300200a0;  0 drivers
o0x130023970 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x15ba435b0_0 .net "io_in", 11 0, o0x130023970;  0 drivers
v0x15ba4b1d0_0 .net "io_out", 11 0, L_0x15ba4e000;  1 drivers
o0x1300203a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15ba4b260_0 .net "reset", 0 0, o0x1300203a0;  0 drivers
L_0x15ba4df60 .part o0x130023970, 0, 1;
L_0x15ba4e000 .concat [ 1 1 2 8], v0x15ba4a410_0, v0x15ba46ba0_0, L_0x15ba4db20, o0x130023940;
S_0x15ba05580 .scope module, "top" "BobTop" 3 10, 4 2 0, S_0x15ba21e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "framing_error";
    .port_info 5 /OUTPUT 2 "runway_active";
    .port_info 6 /OUTPUT 1 "receiving";
    .port_info 7 /OUTPUT 1 "ready";
L_0x15ba442d0 .functor BUFZ 1, v0x15ba490a0_0, C4<0>, C4<0>, C4<0>;
v0x15ba4a4a0_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba4a530_0 .net "framing_error", 0 0, v0x15ba46ba0_0;  1 drivers
v0x15ba4a5c0_0 .net "ready", 0 0, L_0x15ba442d0;  1 drivers
v0x15ba4a650_0 .net "receiving", 0 0, v0x15ba46cd0_0;  1 drivers
v0x15ba4a720_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba4a7f0_0 .net "runway_active", 1 0, L_0x15ba4db20;  1 drivers
v0x15ba4a880_0 .net "rx", 0 0, L_0x15ba4df60;  1 drivers
v0x15ba4a950_0 .net "tx", 0 0, v0x15ba4a410_0;  1 drivers
v0x15ba4a9e0_0 .net "uart_rx_data", 7 0, v0x15ba47450_0;  1 drivers
v0x15ba4aaf0_0 .net "uart_rx_valid", 0 0, v0x15ba46970_0;  1 drivers
v0x15ba4ac00_0 .net "uart_tx_data", 7 0, v0x15ba417e0_0;  1 drivers
v0x15ba4ac90_0 .net "uart_tx_ready", 0 0, v0x15ba490a0_0;  1 drivers
v0x15ba4ada0_0 .net "uart_tx_send", 0 0, v0x15ba3ef50_0;  1 drivers
S_0x15ba056f0 .scope module, "bobby" "Bob" 4 43, 4 54 0, S_0x15ba05580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "uart_rx_data";
    .port_info 3 /INPUT 1 "uart_rx_valid";
    .port_info 4 /OUTPUT 8 "uart_tx_data";
    .port_info 5 /INPUT 1 "uart_tx_ready";
    .port_info 6 /OUTPUT 1 "uart_tx_send";
    .port_info 7 /OUTPUT 2 "runway_active";
v0x15ba43090_0 .net *"_ivl_0", 3 0, L_0x15ba4c1d0;  1 drivers
v0x15ba43120_0 .net *"_ivl_2", 2 0, L_0x15ba4c2b0;  1 drivers
v0x15ba431b0_0 .net *"_ivl_4", 0 0, L_0x15ba4c3d0;  1 drivers
v0x15ba43240_0 .net "all_id", 15 0, L_0x15ba4d040;  1 drivers
v0x15ba43310_0 .var "cleared_id_to_lock", 3 0;
v0x15ba433e0_0 .net "cleared_landing_id", 3 0, v0x15ba3e110_0;  1 drivers
v0x15ba43470_0 .net "cleared_takeoff_id", 3 0, v0x15ba40680_0;  1 drivers
v0x15ba43520_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba436b0_0 .var "emergency", 0 0;
v0x15ba43760_0 .var "emergency_id", 3 0;
v0x15ba437f0_0 .net "id_full", 0 0, L_0x15ba4d120;  1 drivers
v0x15ba438c0_0 .var "id_in", 3 0;
v0x15ba43950_0 .net "landing_fifo_empty", 0 0, L_0x15ba4cc20;  1 drivers
v0x15ba43a20_0 .net "landing_fifo_full", 0 0, L_0x15ba4ce00;  1 drivers
v0x15ba43af0_0 .net "lock", 0 0, v0x15ba3b0e0_0;  1 drivers
v0x15ba43bc0_0 .net "new_id", 3 0, L_0x15ba4d0b0;  1 drivers
v0x15ba43c50_0 .net "queue_landing_plane", 0 0, v0x15ba3b430_0;  1 drivers
v0x15ba43e20_0 .net "queue_reply", 0 0, v0x15ba3b4d0_0;  1 drivers
v0x15ba43eb0_0 .net "queue_takeoff_plane", 0 0, v0x15ba3b570_0;  1 drivers
v0x15ba43f40_0 .net "release_id", 0 0, v0x15ba3b700_0;  1 drivers
v0x15ba44010_0 .net "reply_fifo_empty", 0 0, L_0x15ba4d700;  1 drivers
v0x15ba440e0_0 .net "reply_fifo_full", 0 0, L_0x15ba4d960;  1 drivers
v0x15ba441b0_0 .var "reply_to_send", 7 0;
v0x15ba44240_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba443d0_0 .net "runway_active", 1 0, L_0x15ba4db20;  alias, 1 drivers
v0x15ba444a0_0 .net "runway_id", 0 0, v0x15ba3b960_0;  1 drivers
v0x15ba44530_0 .net "sel_diverted_id", 0 0, v0x15ba3ba00_0;  1 drivers
v0x15ba445c0_0 .net "sel_takeoff_id_lock", 0 0, v0x15ba3baa0_0;  1 drivers
v0x15ba44650_0 .net "send_clear", 1 0, v0x15ba3bb40_0;  1 drivers
v0x15ba446e0_0 .net "send_divert", 0 0, v0x15ba3bbf0_0;  1 drivers
v0x15ba44770_0 .net "send_divert_landing", 0 0, v0x15ba3bc90_0;  1 drivers
v0x15ba44800_0 .net "send_hold", 0 0, v0x15ba3bd30_0;  1 drivers
v0x15ba44890_0 .net "send_invalid_id", 0 0, v0x15ba3bdd0_0;  1 drivers
v0x15ba43ce0_0 .net "send_reply", 0 0, v0x15ba3ed30_0;  1 drivers
v0x15ba44b20_0 .net "send_say_ag", 0 0, v0x15ba3be70_0;  1 drivers
v0x15ba44bb0_0 .net "send_valid_id", 0 0, v0x15ba3bf10_0;  1 drivers
v0x15ba44c40_0 .net "set_emergency", 0 0, v0x15ba3bfb0_0;  1 drivers
v0x15ba44cd0_0 .net "take_id", 0 0, v0x15ba3b620_0;  1 drivers
v0x15ba44d60_0 .net "takeoff_fifo_empty", 0 0, L_0x15ba4c5d0;  1 drivers
v0x15ba44e30_0 .net "takeoff_fifo_full", 0 0, L_0x15ba4c830;  1 drivers
v0x15ba44f00_0 .net "uart_empty", 0 0, L_0x15ba4bd70;  1 drivers
v0x15ba44fd0_0 .net "uart_rd_request", 0 0, v0x15ba3c520_0;  1 drivers
v0x15ba450a0_0 .net "uart_request", 7 0, L_0x15ba4c0d0;  1 drivers
v0x15ba45130_0 .net "uart_rx_data", 7 0, v0x15ba47450_0;  alias, 1 drivers
v0x15ba451c0_0 .net "uart_rx_valid", 0 0, v0x15ba46970_0;  alias, 1 drivers
v0x15ba45250_0 .net "uart_tx_data", 7 0, v0x15ba417e0_0;  alias, 1 drivers
v0x15ba452e0_0 .net "uart_tx_ready", 0 0, v0x15ba490a0_0;  alias, 1 drivers
v0x15ba45370_0 .net "uart_tx_send", 0 0, v0x15ba3ef50_0;  alias, 1 drivers
v0x15ba45400_0 .net "unlock", 0 0, v0x15ba3c670_0;  1 drivers
v0x15ba454d0_0 .net "unqueue_landing_plane", 0 0, v0x15ba3c710_0;  1 drivers
v0x15ba455a0_0 .net "unqueue_takeoff_plane", 0 0, v0x15ba3c7b0_0;  1 drivers
v0x15ba45670_0 .net "unset_emergency", 0 0, v0x15ba3c850_0;  1 drivers
E_0x15ba04a90 .event anyedge, v0x15ba3baa0_0, v0x15ba40680_0, v0x15ba3e110_0;
E_0x15ba22730 .event anyedge, v0x15ba3ba00_0, v0x15ba3e110_0, v0x15ba3c5c0_0;
L_0x15ba4c0d0 .concat8 [ 1 3 4 0], L_0x15ba4c3d0, L_0x15ba4c2b0, L_0x15ba4c1d0;
L_0x15ba4c1d0 .part v0x15ba42940_0, 4, 4;
L_0x15ba4c2b0 .part v0x15ba42940_0, 1, 3;
L_0x15ba4c3d0 .part v0x15ba42940_0, 0, 1;
L_0x15ba4c950 .part L_0x15ba4c0d0, 4, 4;
L_0x15ba4cf20 .part L_0x15ba4c0d0, 4, 4;
L_0x15ba4dd80 .part L_0x15ba4c0d0, 4, 4;
S_0x15ba2c5c0 .scope module, "fsm" "ReadRequestFsm" 4 167, 4 298 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "uart_empty";
    .port_info 3 /INPUT 8 "uart_request";
    .port_info 4 /INPUT 1 "takeoff_fifo_full";
    .port_info 5 /INPUT 1 "landing_fifo_full";
    .port_info 6 /INPUT 1 "takeoff_fifo_empty";
    .port_info 7 /INPUT 1 "landing_fifo_empty";
    .port_info 8 /INPUT 1 "reply_fifo_full";
    .port_info 9 /INPUT 2 "runway_active";
    .port_info 10 /INPUT 1 "emergency";
    .port_info 11 /INPUT 16 "all_id";
    .port_info 12 /INPUT 1 "id_full";
    .port_info 13 /INPUT 4 "emergency_id";
    .port_info 14 /OUTPUT 1 "uart_rd_request";
    .port_info 15 /OUTPUT 1 "queue_takeoff_plane";
    .port_info 16 /OUTPUT 1 "queue_landing_plane";
    .port_info 17 /OUTPUT 1 "unqueue_takeoff_plane";
    .port_info 18 /OUTPUT 1 "unqueue_landing_plane";
    .port_info 19 /OUTPUT 2 "send_clear";
    .port_info 20 /OUTPUT 1 "send_hold";
    .port_info 21 /OUTPUT 1 "send_say_ag";
    .port_info 22 /OUTPUT 1 "send_divert";
    .port_info 23 /OUTPUT 1 "send_divert_landing";
    .port_info 24 /OUTPUT 1 "send_invalid_id";
    .port_info 25 /OUTPUT 1 "send_valid_id";
    .port_info 26 /OUTPUT 1 "queue_reply";
    .port_info 27 /OUTPUT 1 "lock";
    .port_info 28 /OUTPUT 1 "unlock";
    .port_info 29 /OUTPUT 1 "runway_id";
    .port_info 30 /OUTPUT 1 "set_emergency";
    .port_info 31 /OUTPUT 1 "unset_emergency";
    .port_info 32 /OUTPUT 1 "take_id";
    .port_info 33 /OUTPUT 1 "release_id";
    .port_info 34 /OUTPUT 1 "sel_takeoff_id_lock";
    .port_info 35 /OUTPUT 1 "sel_diverted_id";
v0x15ba28030_0 .net *"_ivl_5", 0 0, L_0x15ba4d380;  1 drivers
L_0x1300585f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15ba3aaf0_0 .net *"_ivl_9", 0 0, L_0x1300585f8;  1 drivers
v0x15ba3aba0_0 .net "all_id", 15 0, L_0x15ba4d040;  alias, 1 drivers
v0x15ba3ac60_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba3ad00_0 .net "emergency", 0 0, v0x15ba436b0_0;  1 drivers
v0x15ba3ade0_0 .net "emergency_id", 3 0, v0x15ba43760_0;  1 drivers
v0x15ba3ae90_0 .net "id_full", 0 0, L_0x15ba4d120;  alias, 1 drivers
v0x15ba3af30_0 .net "landing_fifo_empty", 0 0, L_0x15ba4cc20;  alias, 1 drivers
v0x15ba3afd0_0 .net "landing_fifo_full", 0 0, L_0x15ba4ce00;  alias, 1 drivers
v0x15ba3b0e0_0 .var "lock", 0 0;
v0x15ba3b170_0 .net "msg_action", 1 0, L_0x15ba4d460;  1 drivers
v0x15ba3b220_0 .net "msg_type", 2 0, L_0x15ba4d2e0;  1 drivers
v0x15ba3b2d0_0 .var "next_state", 2 0;
v0x15ba3b380_0 .net "plane_id", 3 0, L_0x15ba4d240;  1 drivers
v0x15ba3b430_0 .var "queue_landing_plane", 0 0;
v0x15ba3b4d0_0 .var "queue_reply", 0 0;
v0x15ba3b570_0 .var "queue_takeoff_plane", 0 0;
v0x15ba3b700_0 .var "release_id", 0 0;
v0x15ba3b790_0 .net "reply_fifo_full", 0 0, L_0x15ba4d960;  alias, 1 drivers
v0x15ba3b820_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba3b8b0_0 .net "runway_active", 1 0, L_0x15ba4db20;  alias, 1 drivers
v0x15ba3b960_0 .var "runway_id", 0 0;
v0x15ba3ba00_0 .var "sel_diverted_id", 0 0;
v0x15ba3baa0_0 .var "sel_takeoff_id_lock", 0 0;
v0x15ba3bb40_0 .var "send_clear", 1 0;
v0x15ba3bbf0_0 .var "send_divert", 0 0;
v0x15ba3bc90_0 .var "send_divert_landing", 0 0;
v0x15ba3bd30_0 .var "send_hold", 0 0;
v0x15ba3bdd0_0 .var "send_invalid_id", 0 0;
v0x15ba3be70_0 .var "send_say_ag", 0 0;
v0x15ba3bf10_0 .var "send_valid_id", 0 0;
v0x15ba3bfb0_0 .var "set_emergency", 0 0;
v0x15ba3c050_0 .var "state", 2 0;
v0x15ba3b620_0 .var "take_id", 0 0;
v0x15ba3c2e0_0 .net "takeoff_fifo_empty", 0 0, L_0x15ba4c5d0;  alias, 1 drivers
v0x15ba3c370_0 .net "takeoff_fifo_full", 0 0, L_0x15ba4c830;  alias, 1 drivers
v0x15ba3c400_0 .var "takeoff_first", 0 0;
v0x15ba3c490_0 .net "uart_empty", 0 0, L_0x15ba4bd70;  alias, 1 drivers
v0x15ba3c520_0 .var "uart_rd_request", 0 0;
v0x15ba3c5c0_0 .net "uart_request", 7 0, L_0x15ba4c0d0;  alias, 1 drivers
v0x15ba3c670_0 .var "unlock", 0 0;
v0x15ba3c710_0 .var "unqueue_landing_plane", 0 0;
v0x15ba3c7b0_0 .var "unqueue_takeoff_plane", 0 0;
v0x15ba3c850_0 .var "unset_emergency", 0 0;
E_0x15ba22c50 .event posedge, v0x15ba3ac60_0;
E_0x15ba22ae0/0 .event anyedge, v0x15ba3c050_0, v0x15ba3c490_0, v0x15ba3ad00_0, v0x15ba3af30_0;
E_0x15ba22ae0/1 .event anyedge, v0x15ba3b8b0_0, v0x15ba3c2e0_0, v0x15ba3c400_0, v0x15ba3b220_0;
E_0x15ba22ae0/2 .event anyedge, v0x15ba3b380_0, v0x15ba3aba0_0, v0x15ba3b170_0, v0x15ba3c370_0;
E_0x15ba22ae0/3 .event anyedge, v0x15ba3afd0_0, v0x15ba3ade0_0, v0x15ba3ae90_0, v0x15ba3b790_0;
E_0x15ba22ae0 .event/or E_0x15ba22ae0/0, E_0x15ba22ae0/1, E_0x15ba22ae0/2, E_0x15ba22ae0/3;
L_0x15ba4d240 .part L_0x15ba4c0d0, 4, 4;
L_0x15ba4d2e0 .part L_0x15ba4c0d0, 1, 3;
L_0x15ba4d380 .part L_0x15ba4c0d0, 0, 1;
L_0x15ba4d460 .concat [ 1 1 0 0], L_0x15ba4d380, L_0x1300585f8;
S_0x15ba3cc50 .scope module, "id_manager" "AircraftIDManager" 4 157, 4 742 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "id_in";
    .port_info 3 /INPUT 1 "release_id";
    .port_info 4 /INPUT 1 "take_id";
    .port_info 5 /OUTPUT 4 "id_out";
    .port_info 6 /OUTPUT 16 "all_id";
    .port_info 7 /OUTPUT 1 "full";
L_0x15ba4d040 .functor BUFZ 16, v0x15ba3d530_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15ba4d0b0 .functor BUFZ 4, v0x15ba3d0d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1300585b0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x15ba3cdd0_0 .net/2u *"_ivl_4", 15 0, L_0x1300585b0;  1 drivers
v0x15ba3ce90_0 .net "all_id", 15 0, L_0x15ba4d040;  alias, 1 drivers
v0x15ba3cf50_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba3d020_0 .net "full", 0 0, L_0x15ba4d120;  alias, 1 drivers
v0x15ba3d0d0_0 .var "id_avail", 3 0;
v0x15ba3d1a0_0 .net "id_in", 3 0, v0x15ba438c0_0;  1 drivers
v0x15ba3d230_0 .net "id_out", 3 0, L_0x15ba4d0b0;  alias, 1 drivers
v0x15ba3d2e0_0 .net "release_id", 0 0, v0x15ba3b700_0;  alias, 1 drivers
v0x15ba3d370_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba3d4a0_0 .net "take_id", 0 0, v0x15ba3b620_0;  alias, 1 drivers
v0x15ba3d530_0 .var "taken_id", 15 0;
E_0x15ba3b0a0 .event anyedge, v0x15ba3d530_0;
L_0x15ba4d120 .cmp/eq 16, v0x15ba3d530_0, L_0x1300585b0;
S_0x15ba3d650 .scope module, "landing_fifo" "FIFO" 4 135, 4 649 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x15ba3d830 .param/l "DEPTH" 0 4 660, +C4<00000000000000000000000000010000>;
P_0x15ba3d870 .param/l "WIDTH" 0 4 659, +C4<00000000000000000000000000000100>;
v0x15ba3dab0_0 .net *"_ivl_0", 31 0, L_0x15ba4ca20;  1 drivers
L_0x130058520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba3db60_0 .net *"_ivl_11", 26 0, L_0x130058520;  1 drivers
L_0x130058568 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x15ba3dc00_0 .net/2u *"_ivl_12", 31 0, L_0x130058568;  1 drivers
L_0x130058490 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba3dc90_0 .net *"_ivl_3", 26 0, L_0x130058490;  1 drivers
L_0x1300584d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba3dd20_0 .net/2u *"_ivl_4", 31 0, L_0x1300584d8;  1 drivers
v0x15ba3ddf0_0 .net *"_ivl_8", 31 0, L_0x15ba4ccc0;  1 drivers
v0x15ba3dea0_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba3df70_0 .var "count", 4 0;
v0x15ba3e000_0 .net "data_in", 3 0, L_0x15ba4cf20;  1 drivers
v0x15ba3e110_0 .var "data_out", 3 0;
v0x15ba3e1c0_0 .net "empty", 0 0, L_0x15ba4cc20;  alias, 1 drivers
v0x15ba3e270_0 .net "full", 0 0, L_0x15ba4ce00;  alias, 1 drivers
v0x15ba3e300_0 .var "get_ptr", 3 0;
v0x15ba3e390_0 .var "put_ptr", 3 0;
v0x15ba3e420_0 .var "queue", 63 0;
v0x15ba3e4d0_0 .net "re", 0 0, v0x15ba3c710_0;  alias, 1 drivers
v0x15ba3e580_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba3e750_0 .net "we", 0 0, v0x15ba3b430_0;  alias, 1 drivers
L_0x15ba4ca20 .concat [ 5 27 0 0], v0x15ba3df70_0, L_0x130058490;
L_0x15ba4cc20 .cmp/eq 32, L_0x15ba4ca20, L_0x1300584d8;
L_0x15ba4ccc0 .concat [ 5 27 0 0], v0x15ba3df70_0, L_0x130058520;
L_0x15ba4ce00 .cmp/eq 32, L_0x15ba4ccc0, L_0x130058568;
S_0x15ba3e800 .scope module, "reply_fsm" "SendReplyFsm" 4 263, 4 609 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "uart_tx_ready";
    .port_info 3 /INPUT 1 "reply_fifo_empty";
    .port_info 4 /OUTPUT 1 "send_reply";
    .port_info 5 /OUTPUT 1 "uart_tx_send";
v0x15ba3eab0_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba3eb50_0 .var "next_state", 0 0;
v0x15ba3ebf0_0 .net "reply_fifo_empty", 0 0, L_0x15ba4d700;  alias, 1 drivers
v0x15ba3eca0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba3ed30_0 .var "send_reply", 0 0;
v0x15ba3ee10_0 .var "state", 0 0;
v0x15ba3eeb0_0 .net "uart_tx_ready", 0 0, v0x15ba490a0_0;  alias, 1 drivers
v0x15ba3ef50_0 .var "uart_tx_send", 0 0;
E_0x15ba3d9b0 .event anyedge, v0x15ba3ee10_0, v0x15ba3ebf0_0, v0x15ba3eeb0_0;
S_0x15ba3f080 .scope module, "runway_manager" "RunwayManager" 4 276, 4 699 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "plane_id_unlock";
    .port_info 3 /INPUT 4 "plane_id_lock";
    .port_info 4 /INPUT 1 "runway_id";
    .port_info 5 /INPUT 1 "lock";
    .port_info 6 /INPUT 1 "unlock";
    .port_info 7 /OUTPUT 2 "runway_active";
v0x15ba3f380_0 .net *"_ivl_3", 0 0, L_0x15ba4da80;  1 drivers
v0x15ba3f410_0 .net *"_ivl_8", 0 0, L_0x15ba4dc60;  1 drivers
v0x15ba3f4a0_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba3f5b0_0 .net "lock", 0 0, v0x15ba3b0e0_0;  alias, 1 drivers
v0x15ba3f660_0 .net "plane_id_lock", 3 0, v0x15ba43310_0;  1 drivers
v0x15ba3f6f0_0 .net "plane_id_unlock", 3 0, L_0x15ba4dd80;  1 drivers
v0x15ba3f7a0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba3f8b0_0 .var "runway", 9 0;
v0x15ba3f940_0 .net "runway_active", 1 0, L_0x15ba4db20;  alias, 1 drivers
v0x15ba3fa50_0 .net "runway_id", 0 0, v0x15ba3b960_0;  alias, 1 drivers
v0x15ba3fae0_0 .net "unlock", 0 0, v0x15ba3c670_0;  alias, 1 drivers
L_0x15ba4da80 .part v0x15ba3f8b0_0, 0, 1;
L_0x15ba4db20 .concat8 [ 1 1 0 0], L_0x15ba4da80, L_0x15ba4dc60;
L_0x15ba4dc60 .part v0x15ba3f8b0_0, 5, 1;
S_0x15ba3fbf0 .scope module, "takeoff_fifo" "FIFO" 4 122, 4 649 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x15ba3fdb0 .param/l "DEPTH" 0 4 660, +C4<00000000000000000000000000010000>;
P_0x15ba3fdf0 .param/l "WIDTH" 0 4 659, +C4<00000000000000000000000000000100>;
v0x15ba40030_0 .net *"_ivl_0", 31 0, L_0x15ba4c4b0;  1 drivers
L_0x130058400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba400f0_0 .net *"_ivl_11", 26 0, L_0x130058400;  1 drivers
L_0x130058448 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x15ba40190_0 .net/2u *"_ivl_12", 31 0, L_0x130058448;  1 drivers
L_0x130058370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba40220_0 .net *"_ivl_3", 26 0, L_0x130058370;  1 drivers
L_0x1300583b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba402b0_0 .net/2u *"_ivl_4", 31 0, L_0x1300583b8;  1 drivers
v0x15ba40380_0 .net *"_ivl_8", 31 0, L_0x15ba4c6f0;  1 drivers
v0x15ba40430_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba404c0_0 .var "count", 4 0;
v0x15ba40570_0 .net "data_in", 3 0, L_0x15ba4c950;  1 drivers
v0x15ba40680_0 .var "data_out", 3 0;
v0x15ba40730_0 .net "empty", 0 0, L_0x15ba4c5d0;  alias, 1 drivers
v0x15ba407e0_0 .net "full", 0 0, L_0x15ba4c830;  alias, 1 drivers
v0x15ba40870_0 .var "get_ptr", 3 0;
v0x15ba40900_0 .var "put_ptr", 3 0;
v0x15ba40990_0 .var "queue", 63 0;
v0x15ba40a40_0 .net "re", 0 0, v0x15ba3c7b0_0;  alias, 1 drivers
v0x15ba40af0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba40c80_0 .net "we", 0 0, v0x15ba3b570_0;  alias, 1 drivers
L_0x15ba4c4b0 .concat [ 5 27 0 0], v0x15ba404c0_0, L_0x130058370;
L_0x15ba4c5d0 .cmp/eq 32, L_0x15ba4c4b0, L_0x1300583b8;
L_0x15ba4c6f0 .concat [ 5 27 0 0], v0x15ba404c0_0, L_0x130058400;
L_0x15ba4c830 .cmp/eq 32, L_0x15ba4c6f0, L_0x130058448;
S_0x15ba40d50 .scope module, "uart_replies" "FIFO" 4 253, 4 649 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x15ba40f10 .param/l "DEPTH" 0 4 660, +C4<00000000000000000000000000000100>;
P_0x15ba40f50 .param/l "WIDTH" 0 4 659, +C4<00000000000000000000000000001000>;
v0x15ba41190_0 .net *"_ivl_0", 31 0, L_0x15ba4d5c0;  1 drivers
L_0x1300586d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba41250_0 .net *"_ivl_11", 28 0, L_0x1300586d0;  1 drivers
L_0x130058718 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15ba412f0_0 .net/2u *"_ivl_12", 31 0, L_0x130058718;  1 drivers
L_0x130058640 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba41380_0 .net *"_ivl_3", 28 0, L_0x130058640;  1 drivers
L_0x130058688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba41410_0 .net/2u *"_ivl_4", 31 0, L_0x130058688;  1 drivers
v0x15ba414e0_0 .net *"_ivl_8", 31 0, L_0x15ba4d820;  1 drivers
v0x15ba41590_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba41620_0 .var "count", 2 0;
v0x15ba416d0_0 .net "data_in", 7 0, v0x15ba441b0_0;  1 drivers
v0x15ba417e0_0 .var "data_out", 7 0;
v0x15ba41890_0 .net "empty", 0 0, L_0x15ba4d700;  alias, 1 drivers
v0x15ba41940_0 .net "full", 0 0, L_0x15ba4d960;  alias, 1 drivers
v0x15ba419d0_0 .var "get_ptr", 1 0;
v0x15ba41a60_0 .var "put_ptr", 1 0;
v0x15ba41af0_0 .var "queue", 31 0;
v0x15ba41ba0_0 .net "re", 0 0, v0x15ba3ed30_0;  alias, 1 drivers
v0x15ba41c50_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba41de0_0 .net "we", 0 0, v0x15ba3b4d0_0;  alias, 1 drivers
L_0x15ba4d5c0 .concat [ 3 29 0 0], v0x15ba41620_0, L_0x130058640;
L_0x15ba4d700 .cmp/eq 32, L_0x15ba4d5c0, L_0x130058688;
L_0x15ba4d820 .concat [ 3 29 0 0], v0x15ba41620_0, L_0x1300586d0;
L_0x15ba4d960 .cmp/eq 32, L_0x15ba4d820, L_0x130058718;
S_0x15ba41eb0 .scope module, "uart_requests" "FIFO" 4 109, 4 649 0, S_0x15ba056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x15ba42070 .param/l "DEPTH" 0 4 660, +C4<00000000000000000000000000000100>;
P_0x15ba420b0 .param/l "WIDTH" 0 4 659, +C4<00000000000000000000000000001000>;
v0x15ba422f0_0 .net *"_ivl_0", 31 0, L_0x15ba4bbd0;  1 drivers
L_0x1300582e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba423b0_0 .net *"_ivl_11", 28 0, L_0x1300582e0;  1 drivers
L_0x130058328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15ba42450_0 .net/2u *"_ivl_12", 31 0, L_0x130058328;  1 drivers
L_0x130058250 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba424e0_0 .net *"_ivl_3", 28 0, L_0x130058250;  1 drivers
L_0x130058298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba42570_0 .net/2u *"_ivl_4", 31 0, L_0x130058298;  1 drivers
v0x15ba42640_0 .net *"_ivl_8", 31 0, L_0x15ba4be50;  1 drivers
v0x15ba426f0_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba42780_0 .var "count", 2 0;
v0x15ba42830_0 .net "data_in", 7 0, v0x15ba47450_0;  alias, 1 drivers
v0x15ba42940_0 .var "data_out", 7 0;
v0x15ba429f0_0 .net "empty", 0 0, L_0x15ba4bd70;  alias, 1 drivers
v0x15ba42aa0_0 .net "full", 0 0, L_0x15ba4bf90;  1 drivers
v0x15ba42b30_0 .var "get_ptr", 1 0;
v0x15ba42bc0_0 .var "put_ptr", 1 0;
v0x15ba42c50_0 .var "queue", 31 0;
v0x15ba42d00_0 .net "re", 0 0, v0x15ba3c520_0;  alias, 1 drivers
v0x15ba42db0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba42f40_0 .net "we", 0 0, v0x15ba46970_0;  alias, 1 drivers
L_0x15ba4bbd0 .concat [ 3 29 0 0], v0x15ba42780_0, L_0x130058250;
L_0x15ba4bd70 .cmp/eq 32, L_0x15ba4bbd0, L_0x130058298;
L_0x15ba4be50 .concat [ 3 29 0 0], v0x15ba42780_0, L_0x1300582e0;
L_0x15ba4bf90 .cmp/eq 32, L_0x15ba4be50, L_0x130058328;
S_0x15ba45740 .scope module, "receiver" "UartRX" 4 26, 4 796 0, S_0x15ba05580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 1 "framing_error";
    .port_info 6 /OUTPUT 1 "receiving";
L_0x1300580e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x15ba471d0_0 .net/2u *"_ivl_2", 3 0, L_0x1300580e8;  1 drivers
v0x15ba47290_0 .net "clear_data_counter", 0 0, v0x15ba467a0_0;  1 drivers
v0x15ba47330_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba473c0_0 .net "collect_data", 0 0, v0x15ba468c0_0;  1 drivers
v0x15ba47450_0 .var "data", 7 0;
v0x15ba47560_0 .var "data_counter", 3 0;
v0x15ba475f0_0 .net "done", 0 0, v0x15ba46970_0;  alias, 1 drivers
v0x15ba47680_0 .net "done_data", 0 0, L_0x15ba4b6f0;  1 drivers
v0x15ba47710_0 .net "en_data_counter", 0 0, v0x15ba46b10_0;  1 drivers
v0x15ba47820_0 .net "framing_error", 0 0, v0x15ba46ba0_0;  alias, 1 drivers
v0x15ba478b0_0 .net "receiving", 0 0, v0x15ba46cd0_0;  alias, 1 drivers
v0x15ba47940_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba479d0_0 .net "rx", 0 0, L_0x15ba4df60;  alias, 1 drivers
v0x15ba47a80_0 .net "start", 0 0, v0x15ba46f00_0;  1 drivers
v0x15ba47b50_0 .net "tick", 0 0, L_0x15ba4b5d0;  1 drivers
L_0x15ba4b6f0 .cmp/eq 4, v0x15ba47560_0, L_0x1300580e8;
S_0x15ba459b0 .scope module, "conductor" "BaudRateGenerator" 4 817, 4 1116 0, S_0x15ba45740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_rx";
    .port_info 3 /INPUT 1 "start_tx";
    .port_info 4 /OUTPUT 1 "tick";
P_0x15ba45b70 .param/l "BAUD_RATE" 0 4 1124, +C4<00000000000000000010010110000000>;
P_0x15ba45bb0 .param/l "CLK_HZ" 0 4 1123, +C4<00000001011111010111100001000000>;
P_0x15ba45bf0 .param/l "DIVISOR" 0 4 1130, +C4<00000000000000000000101000101100>;
v0x15ba45da0_0 .net *"_ivl_0", 31 0, L_0x15ba4b4f0;  1 drivers
L_0x130058010 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba45e30_0 .net *"_ivl_3", 17 0, L_0x130058010;  1 drivers
L_0x130058058 .functor BUFT 1, C4<00000000000000000000101000101100>, C4<0>, C4<0>, C4<0>;
v0x15ba45ec0_0 .net/2u *"_ivl_4", 31 0, L_0x130058058;  1 drivers
v0x15ba45f70_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba46000_0 .var "clockCount", 13 0;
v0x15ba460d0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba46160_0 .net "start_rx", 0 0, v0x15ba46f00_0;  alias, 1 drivers
L_0x1300580a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15ba46200_0 .net "start_tx", 0 0, L_0x1300580a0;  1 drivers
v0x15ba462a0_0 .net "tick", 0 0, L_0x15ba4b5d0;  alias, 1 drivers
L_0x15ba4b4f0 .concat [ 14 18 0 0], v0x15ba46000_0, L_0x130058010;
L_0x15ba4b5d0 .cmp/eq 32, L_0x15ba4b4f0, L_0x130058058;
S_0x15ba46420 .scope module, "fsm" "UartRXFsm" 4 842, 4 857 0, S_0x15ba45740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /INPUT 1 "done_data";
    .port_info 5 /OUTPUT 1 "start";
    .port_info 6 /OUTPUT 1 "collect_data";
    .port_info 7 /OUTPUT 1 "en_data_counter";
    .port_info 8 /OUTPUT 1 "clear_data_counter";
    .port_info 9 /OUTPUT 1 "framing_error";
    .port_info 10 /OUTPUT 1 "done";
    .port_info 11 /OUTPUT 1 "receiving";
v0x15ba467a0_0 .var "clear_data_counter", 0 0;
v0x15ba46830_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba468c0_0 .var "collect_data", 0 0;
v0x15ba46970_0 .var "done", 0 0;
v0x15ba46a40_0 .net "done_data", 0 0, L_0x15ba4b6f0;  alias, 1 drivers
v0x15ba46b10_0 .var "en_data_counter", 0 0;
v0x15ba46ba0_0 .var "framing_error", 0 0;
v0x15ba46c30_0 .var "next_state", 1 0;
v0x15ba46cd0_0 .var "receiving", 0 0;
v0x15ba46de0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba46e70_0 .net "rx", 0 0, L_0x15ba4df60;  alias, 1 drivers
v0x15ba46f00_0 .var "start", 0 0;
v0x15ba46fb0_0 .var "state", 1 0;
v0x15ba47040_0 .net "tick", 0 0, L_0x15ba4b5d0;  alias, 1 drivers
E_0x15ba46760 .event anyedge, v0x15ba46fb0_0, v0x15ba46e70_0, v0x15ba462a0_0, v0x15ba46a40_0;
S_0x15ba47c60 .scope module, "transmitter" "UartTX" 4 35, 4 949 0, S_0x15ba05580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "ready";
L_0x130058208 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x15ba497a0_0 .net/2u *"_ivl_2", 3 0, L_0x130058208;  1 drivers
v0x15ba49860_0 .net "clear_data_counter", 0 0, v0x15ba48d60_0;  1 drivers
v0x15ba49900_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba49990_0 .net "data", 7 0, v0x15ba417e0_0;  alias, 1 drivers
v0x15ba49a60_0 .var "data_bit", 0 0;
v0x15ba49b30_0 .var "data_counter", 3 0;
v0x15ba49bc0_0 .net "done_data", 0 0, L_0x15ba4bab0;  1 drivers
v0x15ba49c50_0 .net "en_data_counter", 0 0, v0x15ba48f30_0;  1 drivers
v0x15ba49ce0_0 .net "ready", 0 0, v0x15ba490a0_0;  alias, 1 drivers
v0x15ba49df0_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba49e80_0 .var "saved_data", 7 0;
v0x15ba49f10_0 .net "send", 0 0, v0x15ba3ef50_0;  alias, 1 drivers
v0x15ba49fa0_0 .net "send_data", 0 0, v0x15ba492d0_0;  1 drivers
v0x15ba4a050_0 .net "send_start_bit", 0 0, v0x15ba493e0_0;  1 drivers
v0x15ba4a0e0_0 .net "send_stop_bit", 0 0, v0x15ba49470_0;  1 drivers
v0x15ba4a170_0 .net "start", 0 0, v0x15ba49500_0;  1 drivers
v0x15ba4a240_0 .net "tick", 0 0, L_0x15ba4b990;  1 drivers
v0x15ba4a410_0 .var "tx", 0 0;
L_0x15ba4bab0 .cmp/eq 4, v0x15ba49b30_0, L_0x130058208;
S_0x15ba47eb0 .scope module, "conductor" "BaudRateGenerator" 4 968, 4 1116 0, S_0x15ba47c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_rx";
    .port_info 3 /INPUT 1 "start_tx";
    .port_info 4 /OUTPUT 1 "tick";
P_0x15ba48070 .param/l "BAUD_RATE" 0 4 1124, +C4<00000000000000000010010110000000>;
P_0x15ba480b0 .param/l "CLK_HZ" 0 4 1123, +C4<00000001011111010111100001000000>;
P_0x15ba480f0 .param/l "DIVISOR" 0 4 1130, +C4<00000000000000000000101000101100>;
v0x15ba48300_0 .net *"_ivl_0", 31 0, L_0x15ba4b810;  1 drivers
L_0x130058130 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ba483a0_0 .net *"_ivl_3", 17 0, L_0x130058130;  1 drivers
L_0x130058178 .functor BUFT 1, C4<00000000000000000000101000101100>, C4<0>, C4<0>, C4<0>;
v0x15ba48450_0 .net/2u *"_ivl_4", 31 0, L_0x130058178;  1 drivers
v0x15ba48510_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba485a0_0 .var "clockCount", 13 0;
v0x15ba48690_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
L_0x1300581c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15ba48720_0 .net "start_rx", 0 0, L_0x1300581c0;  1 drivers
v0x15ba487c0_0 .net "start_tx", 0 0, v0x15ba49500_0;  alias, 1 drivers
v0x15ba48860_0 .net "tick", 0 0, L_0x15ba4b990;  alias, 1 drivers
L_0x15ba4b810 .concat [ 14 18 0 0], v0x15ba485a0_0, L_0x130058130;
L_0x15ba4b990 .cmp/eq 32, L_0x15ba4b810, L_0x130058178;
S_0x15ba489e0 .scope module, "fsm" "UartTXFsm" 4 1013, 4 1028 0, S_0x15ba47c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /INPUT 1 "tick";
    .port_info 4 /INPUT 1 "done_data";
    .port_info 5 /OUTPUT 1 "start";
    .port_info 6 /OUTPUT 1 "send_start_bit";
    .port_info 7 /OUTPUT 1 "send_data";
    .port_info 8 /OUTPUT 1 "send_stop_bit";
    .port_info 9 /OUTPUT 1 "en_data_counter";
    .port_info 10 /OUTPUT 1 "clear_data_counter";
    .port_info 11 /OUTPUT 1 "ready";
v0x15ba48d60_0 .var "clear_data_counter", 0 0;
v0x15ba48df0_0 .net "clock", 0 0, o0x1300200a0;  alias, 0 drivers
v0x15ba48e80_0 .net "done_data", 0 0, L_0x15ba4bab0;  alias, 1 drivers
v0x15ba48f30_0 .var "en_data_counter", 0 0;
v0x15ba48fc0_0 .var "next_state", 1 0;
v0x15ba490a0_0 .var "ready", 0 0;
v0x15ba49170_0 .net "reset", 0 0, o0x1300203a0;  alias, 0 drivers
v0x15ba49200_0 .net "send", 0 0, v0x15ba3ef50_0;  alias, 1 drivers
v0x15ba492d0_0 .var "send_data", 0 0;
v0x15ba493e0_0 .var "send_start_bit", 0 0;
v0x15ba49470_0 .var "send_stop_bit", 0 0;
v0x15ba49500_0 .var "start", 0 0;
v0x15ba49590_0 .var "state", 1 0;
v0x15ba49620_0 .net "tick", 0 0, L_0x15ba4b990;  alias, 1 drivers
E_0x15ba48d20 .event anyedge, v0x15ba49590_0, v0x15ba3ef50_0, v0x15ba48860_0, v0x15ba48e80_0;
    .scope S_0x15ba459b0;
T_0 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba460d0_0;
    %load/vec4 v0x15ba462a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x15ba46000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15ba46160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1302, 0, 14;
    %assign/vec4 v0x15ba46000_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x15ba46200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x15ba46000_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x15ba46000_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x15ba46000_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15ba46420;
T_1 ;
    %wait E_0x15ba46760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba46f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba468c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba46b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba467a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba46ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba46970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba46cd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %load/vec4 v0x15ba46fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x15ba46e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba46f00_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x15ba47040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0x15ba46e70_0;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x15ba47040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v0x15ba46e70_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
T_1.12 ;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x15ba47040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.16, 9;
    %load/vec4 v0x15ba46a40_0;
    %nor/r;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba468c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba46b10_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x15ba47040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.19, 9;
    %load/vec4 v0x15ba46a40_0;
    %and;
T_1.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x15ba46e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba46ba0_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba467a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba46970_0, 0, 1;
T_1.21 ;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
T_1.18 ;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba46cd0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x15ba47040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.24, 9;
    %load/vec4 v0x15ba46e70_0;
    %and;
T_1.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba467a0_0, 0, 1;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0x15ba47040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.27, 9;
    %load/vec4 v0x15ba46e70_0;
    %nor/r;
    %and;
T_1.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15ba46c30_0, 0, 2;
T_1.25 ;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba46ba0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15ba46420;
T_2 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba46de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ba46fb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15ba46c30_0;
    %assign/vec4 v0x15ba46fb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15ba45740;
T_3 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba47940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ba47450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15ba473c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x15ba47b50_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15ba47450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x15ba47450_0, 0;
    %load/vec4 v0x15ba479d0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba47450_0, 4, 5;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15ba45740;
T_4 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba47940_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x15ba47290_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba47560_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15ba47710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x15ba47b50_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v0x15ba47560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba47560_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15ba47eb0;
T_5 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba48690_0;
    %load/vec4 v0x15ba48860_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x15ba485a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15ba48720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1302, 0, 14;
    %assign/vec4 v0x15ba485a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15ba487c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x15ba485a0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x15ba485a0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x15ba485a0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15ba489e0;
T_6 ;
    %wait E_0x15ba48d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba49500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba493e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba492d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba49470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba48f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba48d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba490a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %load/vec4 v0x15ba49590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x15ba49200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba49500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba493e0_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba490a0_0, 0, 1;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x15ba49620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba492d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba48f30_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba493e0_0, 0, 1;
T_6.9 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x15ba49620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v0x15ba48e80_0;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba49470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba48d60_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba492d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba48f30_0, 0, 1;
T_6.11 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x15ba49620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba490a0_0, 0, 1;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15ba48fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba49470_0, 0, 1;
T_6.14 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15ba489e0;
T_7 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba49170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ba49590_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15ba48fc0_0;
    %assign/vec4 v0x15ba49590_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15ba47c60;
T_8 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba49df0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x15ba49860_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba49b30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15ba49c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.5, 9;
    %load/vec4 v0x15ba4a240_0;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x15ba49b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba49b30_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15ba47c60;
T_9 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba49df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ba49e80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x15ba4a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x15ba49990_0;
    %assign/vec4 v0x15ba49e80_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x15ba49fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x15ba4a240_0;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x15ba49e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x15ba49e80_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15ba47c60;
T_10 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba49df0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x15ba4a170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ba49a60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15ba49fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0x15ba4a240_0;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %load/vec4 v0x15ba49e80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x15ba49a60_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15ba47c60;
T_11 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba49df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ba4a410_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15ba4a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ba4a410_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x15ba49fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x15ba49a60_0;
    %assign/vec4 v0x15ba4a410_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x15ba4a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ba4a410_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ba4a410_0, 0;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15ba41eb0;
T_12 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba42db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15ba42780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ba42b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ba42bc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ba42940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15ba42d00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.5, 10;
    %load/vec4 v0x15ba429f0_0;
    %nor/r;
    %and;
T_12.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x15ba42f40_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x15ba42c50_0;
    %load/vec4 v0x15ba42b30_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x15ba42940_0, 0;
    %load/vec4 v0x15ba42b30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba42b30_0, 0;
    %load/vec4 v0x15ba42830_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba42bc0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba42c50_0, 4, 5;
    %load/vec4 v0x15ba42bc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba42bc0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x15ba42d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.8, 9;
    %load/vec4 v0x15ba429f0_0;
    %nor/r;
    %and;
T_12.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x15ba42c50_0;
    %load/vec4 v0x15ba42b30_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x15ba42940_0, 0;
    %load/vec4 v0x15ba42b30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba42b30_0, 0;
    %load/vec4 v0x15ba42780_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x15ba42780_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x15ba42f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.11, 9;
    %load/vec4 v0x15ba42aa0_0;
    %nor/r;
    %and;
T_12.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x15ba42830_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba42bc0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba42c50_0, 4, 5;
    %load/vec4 v0x15ba42bc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba42bc0_0, 0;
    %load/vec4 v0x15ba42780_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15ba42780_0, 0;
T_12.9 ;
T_12.7 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15ba3fbf0;
T_13 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba40af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15ba404c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba40870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba40900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba40680_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x15ba40a40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.5, 10;
    %load/vec4 v0x15ba40730_0;
    %nor/r;
    %and;
T_13.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x15ba40c80_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x15ba40990_0;
    %load/vec4 v0x15ba40870_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %assign/vec4 v0x15ba40680_0, 0;
    %load/vec4 v0x15ba40870_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba40870_0, 0;
    %load/vec4 v0x15ba40570_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba40900_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba40990_0, 4, 5;
    %load/vec4 v0x15ba40900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba40900_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x15ba40a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.8, 9;
    %load/vec4 v0x15ba40730_0;
    %nor/r;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x15ba40990_0;
    %load/vec4 v0x15ba40870_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %assign/vec4 v0x15ba40680_0, 0;
    %load/vec4 v0x15ba40870_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba40870_0, 0;
    %load/vec4 v0x15ba404c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x15ba404c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x15ba40c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.11, 9;
    %load/vec4 v0x15ba407e0_0;
    %nor/r;
    %and;
T_13.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x15ba40570_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba40900_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba40990_0, 4, 5;
    %load/vec4 v0x15ba40900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba40900_0, 0;
    %load/vec4 v0x15ba404c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x15ba404c0_0, 0;
T_13.9 ;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15ba3d650;
T_14 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba3e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15ba3df70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba3e300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba3e390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba3e110_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x15ba3e4d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v0x15ba3e1c0_0;
    %nor/r;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x15ba3e750_0;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x15ba3e420_0;
    %load/vec4 v0x15ba3e300_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %assign/vec4 v0x15ba3e110_0, 0;
    %load/vec4 v0x15ba3e300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba3e300_0, 0;
    %load/vec4 v0x15ba3e000_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba3e390_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba3e420_0, 4, 5;
    %load/vec4 v0x15ba3e390_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba3e390_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x15ba3e4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v0x15ba3e1c0_0;
    %nor/r;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x15ba3e420_0;
    %load/vec4 v0x15ba3e300_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %assign/vec4 v0x15ba3e110_0, 0;
    %load/vec4 v0x15ba3e300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba3e300_0, 0;
    %load/vec4 v0x15ba3df70_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x15ba3df70_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x15ba3e750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.11, 9;
    %load/vec4 v0x15ba3e270_0;
    %nor/r;
    %and;
T_14.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x15ba3e000_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba3e390_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba3e420_0, 4, 5;
    %load/vec4 v0x15ba3e390_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15ba3e390_0, 0;
    %load/vec4 v0x15ba3df70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x15ba3df70_0, 0;
T_14.9 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15ba3cc50;
T_15 ;
    %wait E_0x15ba3b0a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 6, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 7, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 8, 5;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 9, 5;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 10, 5;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 11, 5;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 12, 5;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 13, 5;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 14, 5;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %load/vec4 v0x15ba3d530_0;
    %parti/s 1, 15, 5;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.10 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.11 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.14 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x15ba3d0d0_0, 0, 4;
    %jmp T_15.17;
T_15.17 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x15ba3cc50;
T_16 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba3d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15ba3d530_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x15ba3d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x15ba3d1a0_0;
    %assign/vec4/off/d v0x15ba3d530_0, 4, 5;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x15ba3d4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x15ba3d020_0;
    %nor/r;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x15ba3d0d0_0;
    %assign/vec4/off/d v0x15ba3d530_0, 4, 5;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15ba2c5c0;
T_17 ;
    %wait E_0x15ba22ae0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3c520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15ba3bb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3bc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3bf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3c850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3ba00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %load/vec4 v0x15ba3c050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %jmp T_17.9;
T_17.0 ;
    %load/vec4 v0x15ba3c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x15ba3ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.15 ;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x15ba3b8b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_17.16, 4;
    %load/vec4 v0x15ba3c2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.20, 9;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %and;
T_17.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0x15ba3c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.21, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c7b0_0, 0, 1;
    %jmp T_17.22;
T_17.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
T_17.22 ;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x15ba3c2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c7b0_0, 0, 1;
    %jmp T_17.24;
T_17.23 ;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.25, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
    %jmp T_17.26;
T_17.25 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.26 ;
T_17.24 ;
T_17.19 ;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.17 ;
T_17.13 ;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c520_0, 0, 1;
T_17.11 ;
    %jmp T_17.9;
T_17.1 ;
    %load/vec4 v0x15ba3b220_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.27, 4;
    %load/vec4 v0x15ba3aba0_0;
    %load/vec4 v0x15ba3b380_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %load/vec4 v0x15ba3b170_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.31, 4;
    %load/vec4 v0x15ba3c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b700_0, 0, 1;
    %jmp T_17.34;
T_17.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bd30_0, 0, 1;
T_17.34 ;
    %jmp T_17.32;
T_17.31 ;
    %load/vec4 v0x15ba3b170_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.35, 4;
    %load/vec4 v0x15ba3afd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.39, 8;
    %load/vec4 v0x15ba3ad00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.39;
    %jmp/0xz  T_17.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b700_0, 0, 1;
    %jmp T_17.38;
T_17.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bd30_0, 0, 1;
T_17.38 ;
T_17.35 ;
T_17.32 ;
    %jmp T_17.30;
T_17.29 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.30 ;
    %jmp T_17.28;
T_17.27 ;
    %load/vec4 v0x15ba3b220_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.40, 4;
    %load/vec4 v0x15ba3aba0_0;
    %load/vec4 v0x15ba3b380_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.42, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b700_0, 0, 1;
    %load/vec4 v0x15ba3b170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.44, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
    %jmp T_17.45;
T_17.44 ;
    %load/vec4 v0x15ba3b170_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_17.46, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
T_17.46 ;
T_17.45 ;
    %jmp T_17.43;
T_17.42 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.43 ;
    %jmp T_17.41;
T_17.40 ;
    %load/vec4 v0x15ba3b220_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.48, 4;
    %load/vec4 v0x15ba3b170_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.50, 4;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.52, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
    %jmp T_17.53;
T_17.52 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bfb0_0, 0, 1;
    %jmp T_17.51;
T_17.50 ;
    %load/vec4 v0x15ba3b170_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.54, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %load/vec4 v0x15ba3ade0_0;
    %load/vec4 v0x15ba3b380_0;
    %cmp/e;
    %jmp/0xz  T_17.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c850_0, 0, 1;
T_17.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b700_0, 0, 1;
T_17.54 ;
T_17.51 ;
    %jmp T_17.49;
T_17.48 ;
    %load/vec4 v0x15ba3b220_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_17.58, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %load/vec4 v0x15ba3ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.60, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bdd0_0, 0, 1;
    %jmp T_17.61;
T_17.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b620_0, 0, 1;
T_17.61 ;
    %jmp T_17.59;
T_17.58 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3be70_0, 0, 1;
T_17.59 ;
T_17.49 ;
T_17.41 ;
T_17.28 ;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v0x15ba3b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.62, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %jmp T_17.63;
T_17.62 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b4d0_0, 0, 1;
T_17.63 ;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v0x15ba3ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.64, 8;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.66, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
    %jmp T_17.67;
T_17.66 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.67 ;
    %jmp T_17.65;
T_17.64 ;
    %load/vec4 v0x15ba3b8b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_17.68, 4;
    %load/vec4 v0x15ba3c2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.72, 9;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %and;
T_17.72;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.70, 8;
    %load/vec4 v0x15ba3c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.73, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c7b0_0, 0, 1;
    %jmp T_17.74;
T_17.73 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
T_17.74 ;
    %jmp T_17.71;
T_17.70 ;
    %load/vec4 v0x15ba3c2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.75, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c7b0_0, 0, 1;
    %jmp T_17.76;
T_17.75 ;
    %load/vec4 v0x15ba3af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.77, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3c710_0, 0, 1;
    %jmp T_17.78;
T_17.77 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.78 ;
T_17.76 ;
T_17.71 ;
    %jmp T_17.69;
T_17.68 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
T_17.69 ;
T_17.65 ;
    %jmp T_17.9;
T_17.4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3baa0_0, 0, 1;
    %load/vec4 v0x15ba3b8b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.79, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b0e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15ba3bb40_0, 0, 2;
    %jmp T_17.80;
T_17.79 ;
    %load/vec4 v0x15ba3b8b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.81, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b0e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15ba3bb40_0, 0, 2;
T_17.81 ;
T_17.80 ;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %load/vec4 v0x15ba3b8b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.83, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b0e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba3bb40_0, 0, 2;
    %jmp T_17.84;
T_17.83 ;
    %load/vec4 v0x15ba3b8b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.85, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b0e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15ba3bb40_0, 0, 2;
T_17.85 ;
T_17.84 ;
    %jmp T_17.9;
T_17.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3bc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3ba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b700_0, 0, 1;
    %jmp T_17.9;
T_17.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15ba3b2d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3b4d0_0, 0, 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x15ba2c5c0;
T_18 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba3b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15ba3c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ba3c400_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x15ba3b2d0_0;
    %assign/vec4 v0x15ba3c050_0, 0;
    %load/vec4 v0x15ba3c400_0;
    %inv;
    %assign/vec4 v0x15ba3c400_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x15ba40d50;
T_19 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba41c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15ba41620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ba419d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ba41a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ba417e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x15ba41ba0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.5, 10;
    %load/vec4 v0x15ba41890_0;
    %nor/r;
    %and;
T_19.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x15ba41de0_0;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x15ba41af0_0;
    %load/vec4 v0x15ba419d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x15ba417e0_0, 0;
    %load/vec4 v0x15ba419d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba419d0_0, 0;
    %load/vec4 v0x15ba416d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba41a60_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba41af0_0, 4, 5;
    %load/vec4 v0x15ba41a60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba41a60_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x15ba41ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.8, 9;
    %load/vec4 v0x15ba41890_0;
    %nor/r;
    %and;
T_19.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x15ba41af0_0;
    %load/vec4 v0x15ba419d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x15ba417e0_0, 0;
    %load/vec4 v0x15ba419d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba419d0_0, 0;
    %load/vec4 v0x15ba41620_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x15ba41620_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x15ba41de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.11, 9;
    %load/vec4 v0x15ba41940_0;
    %nor/r;
    %and;
T_19.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %load/vec4 v0x15ba416d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15ba41a60_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15ba41af0_0, 4, 5;
    %load/vec4 v0x15ba41a60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x15ba41a60_0, 0;
    %load/vec4 v0x15ba41620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15ba41620_0, 0;
T_19.9 ;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15ba3e800;
T_20 ;
    %wait E_0x15ba3d9b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3ed30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3ef50_0, 0, 1;
    %load/vec4 v0x15ba3ee10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3eb50_0, 0, 1;
    %jmp T_20.3;
T_20.0 ;
    %load/vec4 v0x15ba3ebf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.6, 8;
    %load/vec4 v0x15ba3eeb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.6;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3eb50_0, 0, 1;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3ed30_0, 0, 1;
T_20.5 ;
    %jmp T_20.3;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba3eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba3ef50_0, 0, 1;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x15ba3e800;
T_21 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba3eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ba3ee10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x15ba3eb50_0;
    %assign/vec4 v0x15ba3ee10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15ba3f080;
T_22 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba3f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x15ba3f8b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x15ba3f5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x15ba3fae0_0;
    %nor/r;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x15ba3fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x15ba3f660_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba3f8b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba3f8b0_0, 4, 5;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0x15ba3f660_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba3f8b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba3f8b0_0, 4, 5;
T_22.6 ;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x15ba3f5b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.9, 9;
    %load/vec4 v0x15ba3fae0_0;
    %and;
T_22.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v0x15ba3fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x15ba3f6f0_0;
    %load/vec4 v0x15ba3f8b0_0;
    %parti/s 4, 6, 4;
    %cmp/e;
    %jmp/0xz  T_22.12, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba3f8b0_0, 4, 5;
T_22.12 ;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x15ba3f6f0_0;
    %load/vec4 v0x15ba3f8b0_0;
    %parti/s 4, 1, 2;
    %cmp/e;
    %jmp/0xz  T_22.14, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba3f8b0_0, 4, 5;
T_22.14 ;
T_22.11 ;
T_22.7 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x15ba056f0;
T_23 ;
    %wait E_0x15ba22730;
    %load/vec4 v0x15ba44530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x15ba433e0_0;
    %store/vec4 v0x15ba438c0_0, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x15ba450a0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x15ba438c0_0, 0, 4;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x15ba056f0;
T_24 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba44240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ba441b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x15ba44650_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x15ba44650_0;
    %parti/s 1, 1, 2;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x15ba44650_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x15ba43470_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %load/vec4 v0x15ba444a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x15ba44650_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x15ba433e0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %load/vec4 v0x15ba444a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
T_24.6 ;
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x15ba44800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x15ba450a0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x15ba44b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x15ba450a0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x15ba446e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x15ba450a0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v0x15ba44770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x15ba433e0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0x15ba44890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0x15ba44bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x15ba43bc0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15ba441b0_0, 4, 5;
T_24.18 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.9 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x15ba056f0;
T_25 ;
    %wait E_0x15ba04a90;
    %load/vec4 v0x15ba445c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x15ba43470_0;
    %store/vec4 v0x15ba43310_0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x15ba433e0_0;
    %store/vec4 v0x15ba43310_0, 0, 4;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x15ba056f0;
T_26 ;
    %wait E_0x15ba22c50;
    %load/vec4 v0x15ba44240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15ba43760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ba436b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x15ba44c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x15ba450a0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x15ba43760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ba436b0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x15ba45670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ba436b0_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "chip.sv";
    "/Users/jaehyunlim/Documents/CMU/BobATC_tapeout/src/Bob.v";
