Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec 30 18:52:12 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    64 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           37 |
| No           | No                    | Yes                    |              36 |           11 |
| No           | Yes                   | No                     |             539 |          183 |
| Yes          | No                    | No                     |              64 |           33 |
| Yes          | No                    | Yes                    |            1255 |          564 |
| Yes          | Yes                   | No                     |             112 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  U1/IFRegID/inst_out_IFID_reg[13]_1 |                                               |                                           |                1 |              1 |         1.00 |
|  U1/IFRegID/inst_out_IFID_reg[6]_2  |                                               |                                           |                1 |              1 |         1.00 |
|  U1/IFRegID/inst_out_IFID_reg[6]_3  |                                               |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                  |                                               |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                 |                                               |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                 |                                               | U9/rst                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                  |                                               |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                  |                                               | U9/rst                                    |                1 |              1 |         1.00 |
|  U1/IFRegID/inst_out_IFID_reg[6]_4  |                                               |                                           |                1 |              2 |         2.00 |
|  U8/clkdiv_BUFG[6]                  |                                               | U9/rst                                    |                1 |              2 |         2.00 |
|  U8/clkdiv_BUFG[1]                  |                                               | U9/rst                                    |                1 |              2 |         2.00 |
|  U70_BUFG                           |                                               |                                           |                2 |              3 |         1.50 |
|  U70_BUFG                           | U10/counter_Ctrl                              | U9/rst                                    |                2 |              6 |         3.00 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_10      |                                           |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_10       |                                           |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_2       |                                           |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]                  |                                               | U11/vga_controller/h_count[9]_i_1_n_1     |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]                  | U11/vga_controller/v_count                    | U9/rst                                    |                6 |             10 |         1.67 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_12       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[6]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_8        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_13       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_14       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_15       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_9       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_6       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep_4    |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_10      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_11       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[6]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_4       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_5       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep_3    |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_5        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep__0_4 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep__0_1 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_6        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_0       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep__0_2 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[6]_1        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_0        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_9        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_8       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep_1    |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_1        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_11      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_2        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_12      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep__0_3 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_1       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_7        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_3       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_7        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_5        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_8        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_6        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[9]_9        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_11      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_13      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_3       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[6]_2        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_5       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_6       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_2       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_7       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_8       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_9       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_4       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_0       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[10]_1       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_7       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[6]_0        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[11]_12      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[7]_rep_2    |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/vga_debugger/display_addr_reg[8]_10       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U9/u1/sw[15]_i_1_n_0                          |                                           |                8 |             16 |         2.00 |
|  clk_100mhz_IBUF_BUFG               |                                               |                                           |                4 |             16 |         4.00 |
|  clk_100mhz_IBUF_BUFG               |                                               | U11/vga_debugger/p_0_in                   |                6 |             22 |         3.67 |
| ~U70_BUFG                           | U4/GPIOf0000000_we                            | U9/rst                                    |               13 |             31 |         2.38 |
|  U8/clkdiv_BUFG[6]                  | U10/counter0[31]                              | U9/rst                                    |               12 |             32 |         2.67 |
|  n_0_1694_BUFG                      |                                               |                                           |               24 |             32 |         1.33 |
|  U8/Clk_CPU_BUFG                    | U1/IDRegEX/Stall_en_IFID                      | U9/rst                                    |                9 |             32 |         3.56 |
|  U70_BUFG                           | U1/MemRegWB/E[0]                              | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_16[0]      | U9/rst                                    |               16 |             32 |         2.00 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_17[0]      | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_15[0]      | U9/rst                                    |               12 |             32 |         2.67 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_18[0]      | U9/rst                                    |               16 |             32 |         2.00 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_14[0]      | U9/rst                                    |               13 |             32 |         2.46 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_13[0]      | U9/rst                                    |               14 |             32 |         2.29 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_2[0]       | U9/rst                                    |               16 |             32 |         2.00 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_26[0]      | U9/rst                                    |               17 |             32 |         1.88 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_1[0]       | U9/rst                                    |               12 |             32 |         2.67 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_22[0]      | U9/rst                                    |               14 |             32 |         2.29 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_9[0]       | U9/rst                                    |               13 |             32 |         2.46 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_20[0]      | U9/rst                                    |               16 |             32 |         2.00 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_10[0]      | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_21[0]      | U9/rst                                    |               17 |             32 |         1.88 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_25[0]      | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_27[0]      | U9/rst                                    |               17 |             32 |         1.88 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_28[0]      | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_4[0]       | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_12[0]      | U9/rst                                    |               17 |             32 |         1.88 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_8[0]       | U9/rst                                    |               14 |             32 |         2.29 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_5[0]       | U9/rst                                    |               24 |             32 |         1.33 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_24[0]      | U9/rst                                    |               15 |             32 |         2.13 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_11[0]      | U9/rst                                    |               12 |             32 |         2.67 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_23[0]      | U9/rst                                    |               14 |             32 |         2.29 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_29[0]      | U9/rst                                    |               17 |             32 |         1.88 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_19[0]      | U9/rst                                    |               14 |             32 |         2.29 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_0[0]       | U9/rst                                    |               19 |             32 |         1.68 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_7[0]       | U9/rst                                    |               20 |             32 |         1.60 |
|  U70_BUFG                           | U10/counter1_Lock                             | U9/rst                                    |                8 |             32 |         4.00 |
|  U70_BUFG                           | U10/counter2_Lock                             | U9/rst                                    |               11 |             32 |         2.91 |
|  U70_BUFG                           | U10/counter0_Lock                             | U9/rst                                    |                9 |             32 |         3.56 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_3[0]       | U9/rst                                    |               11 |             32 |         2.91 |
|  U70_BUFG                           | U1/MemRegWB/RegWrite_out_MemWB_reg_6[0]       | U9/rst                                    |               20 |             32 |         1.60 |
|  clk_100mhz_IBUF_BUFG               |                                               | U9/rst                                    |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG               | U9/u1/sw_counter[0]_i_1_n_0                   | U9/u1/sw_counter0_carry__0_n_2            |                8 |             32 |         4.00 |
|  U8/clkdiv_BUFG[11]                 | U10/counter2[32]_i_1_n_0                      | U9/rst                                    |               10 |             33 |         3.30 |
|  U8/clkdiv_BUFG[9]                  | U10/counter1[32]_i_1_n_0                      | U9/rst                                    |               10 |             33 |         3.30 |
|  U70_BUFG                           | U4/GPIOe0000000_we                            |                                           |               25 |             48 |         1.92 |
|  U8/Clk_CPU_BUFG                    | U1/IDRegEX/Stall_en_IFID                      | U1/ID/SCPU_ctrl_more_0/Jump_out_EXMem_reg |               19 |             70 |         3.68 |
|  U8/Clk_CPU_BUFG                    |                                               | U1/IDRegEX/Stall_NOP_IDEX                 |               60 |            175 |         2.92 |
|  U8/Clk_CPU_BUFG                    |                                               | U9/rst                                    |              113 |            330 |         2.92 |
+-------------------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


