Fitter report for ur_ear_fpga_sim_audioblade
Wed Dec 02 08:41:35 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Ignored Assignments
  9. Incremental Compilation Preservation Summary
 10. Incremental Compilation Partition Settings
 11. Incremental Compilation Placement Preservation
 12. Incremental Compilation Routing Preservation
 13. Pin-Out File
 14. Fitter Resource Usage Summary
 15. Fitter Partition Statistics
 16. Input Pins
 17. Output Pins
 18. Bidir Pins
 19. I/O Bank Usage
 20. All Package Pins
 21. I/O Assignment Warnings
 22. PLL Usage Summary
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Control Signals
 26. Global & Other Fast Signals Summary
 27. Global & Other Fast Signals Details
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. Fitter HSLP Summary
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-----------------------------+-------------------------------------------------+
; Fitter Status               ; Successful - Wed Dec 02 08:41:33 2020           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name               ; ur_ear_fpga_sim_audioblade                      ;
; Top-level Entity Name       ; Audioblade                                      ;
; Family                      ; Arria 10                                        ;
; Device                      ; 10AS066H2F34I1HG                                ;
; Timing Models               ; Final                                           ;
; Logic utilization (in ALMs) ; 10,596 / 251,680 ( 4 % )                        ;
; Total registers             ; 19887                                           ;
; Total pins                  ; 422 / 604 ( 70 % )                              ;
; Total virtual pins          ; 0                                               ;
; Total block memory bits     ; 537,280 / 43,642,880 ( 1 % )                    ;
; Total RAM Blocks            ; 51 / 2,131 ( 2 % )                              ;
; Total DSP Blocks            ; 0 / 1,687 ( 0 % )                               ;
; Total HSSI RX channels      ; 0 / 24 ( 0 % )                                  ;
; Total HSSI TX channels      ; 0 / 24 ( 0 % )                                  ;
; Total PLLs                  ; 8 / 64 ( 13 % )                                 ;
+-----------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                                       ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                                       ; 10AS066H2F34I1HG                      ;                                       ;
; Minimum Core Junction Temperature                                                            ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                                            ; 100                                   ;                                       ;
; Use smart compilation                                                                        ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                             ; On                                    ; On                                    ;
; Enable compact report table                                                                  ; Off                                   ; Off                                   ;
; Optimization Mode                                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Merging                                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                                      ; On                                    ; On                                    ;
; Disable the Legacy Timing Analyzer and use the latest version of the Timing Analyzer instead ; On                                    ; On                                    ;
; Router Timing Optimization Level                                                             ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                                  ; 1.0                                   ; 1.0                                   ;
; Physical Synthesis                                                                           ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels                 ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                                    ; On                                    ; On                                    ;
; Device initialization clock source                                                           ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles                             ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                                            ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                                             ; Off                                   ; Off                                   ;
; Optimize Timing                                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                                     ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                                               ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                                ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                                         ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                                        ; Off                                   ; Off                                   ;
; Fitter Effort                                                                                ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                                            ; On                                    ; On                                    ;
; Active Serial clock source                                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode                             ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                                               ; On                                    ; On                                    ;
+----------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.8%      ;
;     Processor 3            ;  12.2%      ;
;     Processor 4            ;  10.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                       ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                      ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[1]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a0                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[2]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a1                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[3]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a2                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[4]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a3                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a4                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a5                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a6                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a7                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a8                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a9                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a10                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a11                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a12                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a13                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a14                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a15                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a16                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a17                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a18                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a19                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a20                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a21                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a22                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a23                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a24                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a25                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a26                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a27                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a28                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a29                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a30                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a31                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a32                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a33                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a34                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a35                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a36                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a37                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a38                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a39                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a40                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a41                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a42                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a43                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a44                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a45                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a46                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a47                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a48                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a49                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a50                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[52]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a51                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[53]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a52                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[54]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a53                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[55]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a54                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[56]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a55                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[57]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a56                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[58]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a57                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[59]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a58                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[60]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a59                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[61]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a60                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[62]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a61                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[63]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a62                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[64]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a63                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[65]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a64                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[66]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a65                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[67]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a66                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[68]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a67                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[69]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a68                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[70]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a69                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[71]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a70                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[72]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a71                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[73]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a72                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[74]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a73                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[75]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a74                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[76]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a75                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[77]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a76                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[78]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a77                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[79]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a78                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[80]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a79                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[81]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a80                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[82]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a81                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[83]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a82                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[84]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a83                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[85]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a84                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[86]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a85                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[87]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a86                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[88]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a87                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[89]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a88                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[90]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a89                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[91]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a90                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[92]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a91                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[93]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a92                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[94]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a93                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[95]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a94                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[96]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a95                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[97]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a96                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[98]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a97                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[99]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a98                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[100]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a99                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[101]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a100                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[102]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a101                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[103]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a102                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[104]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a103                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[105]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a104                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[106]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a105                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[107]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a106                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[108]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a107                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[109]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a108                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[110]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a109                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[111]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a110                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[112]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a111                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[113]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a112                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[114]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a113                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[115]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a114                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[116]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a115                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[117]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a116                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[118]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a117                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[119]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a118                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[120]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a119                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[121]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a120                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[122]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a121                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[123]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a122                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[124]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a123                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[125]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a124                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[126]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a125                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[127]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a126                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[128]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a127                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[129]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a128                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[130]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a129                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[131]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a130                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[132]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a131                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[133]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a132                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[134]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a133                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[135]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a134                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[136]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a135                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[137]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a136                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[138]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a137                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[139]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a138                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[140]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a139                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[141]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a140                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[142]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a141                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[143]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a142                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[144]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a143                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[145]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a144                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[146]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a145                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[147]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a146                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[148]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a147                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[149]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a148                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[150]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a149                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[151]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a150                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[152]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a151                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[153]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a152                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[154]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a153                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[155]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a154                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[156]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a155                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[157]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a156                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[158]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a157                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[159]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a158                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[160]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a159                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[161]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a160                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[162]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a161                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[163]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a162                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[164]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a163                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[165]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a164                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[166]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a165                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[167]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a166                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[168]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a167                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[169]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a168                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[170]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a169                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[171]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a170                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[172]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a171                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[173]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a172                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[174]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a173                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[175]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a174                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[176]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a175                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[177]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a176                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[178]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a177                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[179]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a178                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[180]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a179                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[181]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a180                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[182]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a181                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[183]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a182                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[184]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a183                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[185]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a184                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[186]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a185                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[187]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a186                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[188]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a187                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[189]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a188                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[190]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a189                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[191]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a190                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[192]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a191                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[193]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a192                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[194]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a193                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[195]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a194                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[196]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a195                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[197]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a196                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[198]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a197                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[199]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a198                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[200]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a199                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[201]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a200                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[202]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a201                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[203]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a202                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[204]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a203                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[205]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a204                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[206]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a205                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[207]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a206                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[208]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a207                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[209]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a208                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[210]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a209                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[211]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a210                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[212]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a211                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[213]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a212                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[214]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a213                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[215]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a214                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[216]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a215                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[217]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a216                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[218]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a217                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[219]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a218                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[220]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a219                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[221]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a220                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[222]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a221                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[223]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a222                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[224]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a223                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[225]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a224                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[226]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a225                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[227]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a226                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[228]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a227                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[229]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a228                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[230]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a229                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[231]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a230                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[232]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a231                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[233]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a232                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[234]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a233                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[235]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a234                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[236]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a235                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[237]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a236                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[238]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a237                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[239]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a238                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[240]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a239                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[241]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a240                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[242]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a241                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[243]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a242                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[244]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a243                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[245]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a244                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[246]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a245                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[247]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a246                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[248]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a247                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[249]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a248                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[250]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a249                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[251]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a250                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[252]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a251                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[253]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a252                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[254]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a253                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[255]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a254                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[256]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a255                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[257]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a256                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[258]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a257                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[259]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a258                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[260]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a259                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[261]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a260                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[262]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a261                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[263]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a262                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[264]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a263                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[265]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a264                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[266]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a265                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[267]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a266                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[268]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a267                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[269]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a268                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[270]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a269                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[271]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a270                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[272]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a271                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[273]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a272                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[274]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a273                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[275]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a274                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[276]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a275                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[277]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a276                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[278]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a277                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[279]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a278                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[280]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a279                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[281]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a280                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[282]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a281                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[283]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a282                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[284]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a283                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[285]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a284                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[286]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a285                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[287]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a286                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[288]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a287                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[289]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a288                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[290]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a289                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[291]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a290                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[292]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a291                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[293]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a292                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[294]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a293                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[295]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a294                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[296]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a295                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[297]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a296                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[298]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a297                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[299]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a298                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[300]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a299                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[301]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a300                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[302]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a301                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[303]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a302                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[304]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a303                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[305]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a304                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[306]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a305                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[307]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a306                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[308]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a307                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[309]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a308                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[310]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a309                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[311]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a310                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[312]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a311                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[313]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a312                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[314]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a313                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[315]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a314                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[316]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a315                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[317]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a316                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[318]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a317                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[319]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a318                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[320]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a319                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[321]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a320                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[322]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a321                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[323]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a322                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[324]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a323                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[325]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a324                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[326]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a325                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[327]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a326                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[328]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a327                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[329]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a328                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[330]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a329                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[331]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a330                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[332]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a331                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[333]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a332                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[334]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a333                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[335]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a334                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[336]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a335                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[337]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a336                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[338]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a337                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[339]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a338                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[340]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a339                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[341]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a340                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[342]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a341                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[343]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a342                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[344]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a343                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[345]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a344                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[346]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a345                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[347]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a346                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[348]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a347                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[349]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a348                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[350]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a349                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[351]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a350                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[352]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a351                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[353]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a352                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[354]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a353                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[355]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a354                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[356]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a355                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[357]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a356                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[358]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a357                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[359]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a358                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[360]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a359                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[361]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a360                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[362]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a361                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[363]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a362                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[364]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a363                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[365]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a364                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[366]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a365                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[367]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a366                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[368]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a367                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[369]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a368                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[370]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a369                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[371]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a370                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[372]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a371                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[373]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a372                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[374]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a373                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[375]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a374                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[376]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a375                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[377]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a376                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[378]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a377                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[379]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a378                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[380]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a379                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[381]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a380                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[382]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a381                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[383]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a382                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[384]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a383                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[385]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a384                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[386]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a385                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[387]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a386                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[388]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a387                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[389]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a388                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[390]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a389                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[391]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a390                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[392]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a391                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[393]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a392                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[394]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a393                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[395]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a394                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[396]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a395                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[397]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a396                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[398]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a397                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[399]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a398                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[400]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a399                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[401]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a400                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[402]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a401                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[403]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a402                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[404]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a403                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[405]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a404                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[406]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a405                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[407]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a406                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[408]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a407                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[409]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a408                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[410]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a409                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[411]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a410                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[412]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a411                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[413]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a412                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[414]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a413                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[415]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a414                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[416]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a415                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[417]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a416                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[418]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a417                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[419]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a418                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[420]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a419                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[421]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a420                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[422]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a421                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[423]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a422                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[424]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a423                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[425]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a424                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[426]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a425                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[427]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a426                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[428]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a427                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[429]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a428                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[430]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a429                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[431]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a430                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[432]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a431                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[433]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a432                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[434]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a433                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[435]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a434                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[436]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a435                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[437]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a436                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[438]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a437                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[439]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a438                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[440]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a439                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[441]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a440                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[442]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a441                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[443]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a442                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[444]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a443                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[445]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a444                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[446]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a445                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[447]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a446                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[448]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a447                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[449]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a448                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[450]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a449                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[451]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a450                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[452]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a451                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[453]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a452                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[454]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a453                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[455]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a454                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[456]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a455                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[457]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a456                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[458]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a457                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[459]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a458                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[460]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a459                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[461]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a460                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[462]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a461                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[463]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a462                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[464]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a463                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[465]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a464                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[466]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a465                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[467]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a466                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[468]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a467                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[469]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a468                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[470]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a469                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[471]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a470                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[472]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a471                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[473]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a472                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[474]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a473                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[475]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a474                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[476]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a475                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[477]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a476                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[478]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a477                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[479]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a478                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[480]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a479                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[481]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a480                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[482]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a481                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[483]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a482                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[484]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a483                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[485]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a484                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[486]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a485                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[487]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a486                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[488]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a487                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[489]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a488                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[490]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a489                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[491]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a490                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[492]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a491                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[493]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a492                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[494]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a493                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[495]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a494                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[496]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a495                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[497]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a496                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[498]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a497                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[499]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a498                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[500]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a499                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[501]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a500                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[502]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a501                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[503]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a502                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[504]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a503                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[505]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a504                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[506]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a505                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[507]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a506                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[508]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a507                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[509]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a508                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[510]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a509                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[511]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a510                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[512]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a511                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[513]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a512                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[514]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a513                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[515]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a514                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[516]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a515                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[517]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a516                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[518]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a517                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[519]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a518                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[520]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a519                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[521]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a520                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[522]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a521                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[523]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a522                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[524]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a523                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[525]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a524                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[526]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a525                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[527]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a526                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[528]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a527                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[529]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a528                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[530]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a529                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[531]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a530                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[532]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a531                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[533]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a532                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[534]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a533                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[535]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a534                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[536]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a535                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[537]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a536                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[538]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a537                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[539]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a538                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[540]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a539                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[541]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a540                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[542]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a541                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[543]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a542                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[544]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a543                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[545]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a544                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[546]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a545                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[547]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a546                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[548]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a547                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[549]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a548                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[550]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a549                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[551]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a550                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[552]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a551                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[553]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a552                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[554]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a553                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[555]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a554                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[556]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a555                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[557]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a556                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[558]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a557                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[559]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a558                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[560]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a559                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[561]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a560                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[562]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a561                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[563]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a562                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[564]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a563                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[565]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a564                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[566]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a565                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[567]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a566                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[568]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a567                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[569]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a568                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[570]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a569                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[571]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a570                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[572]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a571                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[573]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a572                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[574]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a573                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[575]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a574                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[576]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a575                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[577]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a576                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[578]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a577                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[579]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a578                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[580]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a579                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[581]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a580                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[582]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a581                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[583]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a582                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[584]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a583                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[585]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a584                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[592]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a585                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[593]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a586                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[594]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a587                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[595]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a588                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[596]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a589                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[597]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a590                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[598]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a591                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[599]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a592                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[600]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a593                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[601]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a594                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[602]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a595                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[603]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a596                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[604]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a597                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[605]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a598                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[606]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a599                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[607]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a600                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[608]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a601                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[609]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a602                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[610]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a603                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[611]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a604                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[612]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a605                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[613]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a606                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[614]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a607                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[615]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a608                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[616]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a609                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[617]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ram_block1a610                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a0                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a1                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a2                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a3                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a4                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a5                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a6                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a7                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a8                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a9                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a10                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a11                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a12                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a13                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a14                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a15                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a16                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a17                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a18                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a19                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a20                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a21                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a22                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a23                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a24                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a25                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a26                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a27                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a28                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a29                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a30                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a31                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[32]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a32                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[33]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a33                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[34]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a34                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[35]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a35                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[36]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a36                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[37]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a37                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[38]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a38                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[39]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a39                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[40]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a40                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[41]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a41                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[42]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a42                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[43]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a43                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[44]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a44                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[45]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a45                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[46]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a46                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[47]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a47                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[48]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a48                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[49]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a49                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[50]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a50                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[51]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a51                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[52]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a52                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[53]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a53                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[54]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a54                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[55]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a55                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[56]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a56                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[57]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a57                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[58]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a58                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[59]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a59                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[60]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a60                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[61]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a61                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[62]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a62                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[63]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a63                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[64]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a64                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[65]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a65                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[66]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a66                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[67]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a67                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[68]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a68                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[69]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a69                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[70]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a70                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[71]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a71                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[72]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a72                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[73]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a73                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[74]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a74                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[75]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a75                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[76]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a76                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[77]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a77                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[78]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a78                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[79]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a79                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[80]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a80                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[81]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a81                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[82]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a82                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[83]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a83                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[84]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a84                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[85]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a85                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[86]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a86                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[87]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a87                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[88]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a88                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[89]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a89                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[90]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a90                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[91]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a91                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[92]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a92                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[93]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a93                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[94]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a94                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[95]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a95                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[96]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a96                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[97]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a97                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[98]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a98                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[99]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a99                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[100]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a100                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[101]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a101                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[102]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a102                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[103]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a103                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[104]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a104                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[105]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a105                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[106]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a106                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[107]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a107                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[108]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a108                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[109]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a109                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[110]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a110                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[111]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a111                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[112]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a112                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[113]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a113                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[114]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a114                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[115]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a115                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[116]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a116                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[117]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a117                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[118]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a118                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[119]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a119                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[120]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a120                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[121]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a121                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[122]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a122                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[123]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a123                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[124]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a124                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[125]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a125                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[126]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a126                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[127]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a127                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[128]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a128                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[129]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a129                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[130]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a130                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[131]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a131                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[132]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a132                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[133]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a133                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[134]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a134                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[135]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a135                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[136]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a136                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[137]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a137                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[138]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a138                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[139]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a139                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[140]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a140                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[141]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a141                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[142]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a142                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[143]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a143                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[144]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a144                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[145]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a145                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[146]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a146                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[147]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a147                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[148]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a148                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[149]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a149                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[150]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a150                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[151]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a151                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[152]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a152                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[153]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a153                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[154]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a154                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[155]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a155                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[156]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a156                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[157]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a157                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[158]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a158                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[159]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a159                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[160]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a160                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[161]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a161                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[162]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a162                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[163]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a163                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[164]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a164                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[165]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a165                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[166]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a166                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[167]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a167                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[168]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a168                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[169]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a169                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[170]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a170                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[171]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a171                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[172]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a172                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[173]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a173                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[174]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a174                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[175]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a175                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[176]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a176                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[177]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a177                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[178]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a178                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[179]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a179                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[180]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a180                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[181]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a181                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[182]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a182                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[183]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a183                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[184]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a184                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[185]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a185                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[186]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a186                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[187]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a187                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[188]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a188                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[189]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a189                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[190]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a190                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[191]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a191                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[192]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a192                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[193]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a193                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[194]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a194                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[195]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a195                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[196]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a196                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[197]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a197                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[198]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a198                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[199]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a199                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[200]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a200                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[201]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a201                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[202]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a202                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[203]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a203                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[204]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a204                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[205]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a205                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[206]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a206                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[207]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a207                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[208]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a208                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[209]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a209                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[210]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a210                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[211]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a211                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[212]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a212                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[213]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a213                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[214]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a214                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[215]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a215                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[216]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a216                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[217]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a217                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[218]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a218                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[219]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a219                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[220]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a220                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[221]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a221                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[222]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a222                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[223]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a223                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[224]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a224                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[225]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a225                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[226]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a226                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[227]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a227                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[228]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a228                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[229]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a229                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[230]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a230                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[231]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a231                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[232]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a232                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[233]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a233                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[234]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a234                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[235]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a235                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[236]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a236                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[237]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a237                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[238]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a238                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[239]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a239                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[240]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a240                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[241]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a241                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[242]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a242                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[243]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a243                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[244]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a244                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[245]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a245                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[246]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a246                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[247]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a247                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[248]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a248                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[249]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a249                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[250]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a250                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[251]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a251                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[252]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a252                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[253]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a253                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[254]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a254                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[255]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a255                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[256]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a256                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[257]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a257                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[258]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a258                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[259]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a259                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[260]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a260                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[261]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a261                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[262]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a262                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[263]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a263                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[264]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a264                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[265]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a265                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[266]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a266                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[267]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a267                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[268]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a268                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[269]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a269                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[270]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a270                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[271]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a271                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[272]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a272                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[273]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a273                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[274]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a274                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[275]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a275                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[276]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a276                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[277]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a277                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[278]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a278                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[279]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a279                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[280]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a280                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[281]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a281                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[282]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a282                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[283]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a283                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[284]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a284                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[285]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a285                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[286]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a286                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[287]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a287                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[288]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a288                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[289]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a289                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[290]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a290                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[291]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a291                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[292]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a292                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[293]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a293                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[294]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a294                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[295]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a295                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[296]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a296                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[297]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a297                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[298]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a298                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[299]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a299                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[300]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a300                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[301]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a301                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[302]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a302                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[303]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a303                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[304]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a304                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[305]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a305                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[306]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a306                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[307]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a307                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[308]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a308                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[309]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a309                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[310]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a310                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[311]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a311                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[312]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a312                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[313]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a313                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[314]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a314                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[315]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a315                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[316]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a316                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[317]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a317                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[318]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a318                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[319]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a319                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[320]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a320                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[321]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a321                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[322]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a322                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[323]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a323                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[324]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a324                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[325]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a325                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[326]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a326                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[327]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a327                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[328]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a328                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[329]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a329                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[330]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a330                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[331]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a331                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[332]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a332                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[333]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a333                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[334]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a334                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[335]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a335                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[336]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a336                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[337]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a337                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[338]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a338                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[339]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a339                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[340]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a340                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[341]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a341                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[342]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a342                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[343]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a343                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[344]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a344                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[345]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a345                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[346]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a346                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[347]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a347                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[348]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a348                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[349]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a349                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[350]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a350                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[351]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a351                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[352]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a352                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[353]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a353                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[354]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a354                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[355]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a355                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[356]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a356                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[357]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a357                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[358]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a358                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[359]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a359                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[360]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a360                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[361]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a361                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[362]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a362                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[363]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a363                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[364]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a364                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[365]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a365                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[366]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a366                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[367]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a367                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[368]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a368                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[369]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a369                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[370]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a370                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[371]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a371                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[372]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a372                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[373]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a373                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[374]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a374                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[375]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a375                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[376]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a376                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[377]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a377                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[378]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a378                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[379]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a379                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[380]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a380                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[381]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a381                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[382]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a382                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[383]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a383                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[384]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a384                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[385]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a385                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[386]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a386                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[387]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a387                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[388]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a388                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[389]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a389                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[390]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a390                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[391]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a391                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[392]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a392                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[393]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a393                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[394]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a394                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[395]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a395                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[396]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a396                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[397]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a397                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[398]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a398                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[399]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a399                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[400]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a400                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[401]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a401                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[402]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a402                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[403]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a403                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[404]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a404                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[405]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a405                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[406]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a406                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[407]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a407                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[408]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a408                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[409]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a409                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[410]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a410                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[411]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a411                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[412]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a412                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[413]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a413                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[414]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a414                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[415]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a415                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[416]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a416                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[417]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a417                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[418]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a418                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[419]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a419                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[420]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a420                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[421]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a421                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[422]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a422                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[423]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a423                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[424]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a424                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[425]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a425                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[426]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a426                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[427]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a427                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[428]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a428                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[429]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a429                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[430]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a430                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[431]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a431                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[432]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a432                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[433]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a433                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[434]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a434                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[435]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a435                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[436]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a436                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[437]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a437                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[438]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a438                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[439]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a439                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[440]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a440                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[441]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a441                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[442]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a442                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[443]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a443                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[444]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a444                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[445]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a445                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[446]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a446                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[447]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a447                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[448]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a448                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[449]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a449                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[450]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a450                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[451]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a451                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[452]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a452                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[453]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a453                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[454]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a454                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[455]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a455                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[456]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a456                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[457]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a457                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[458]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a458                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[459]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a459                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[460]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a460                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[461]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a461                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[462]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a462                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[463]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a463                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[464]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a464                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[465]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a465                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[466]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a466                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[467]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a467                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[468]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a468                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[469]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a469                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[470]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a470                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[471]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a471                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[472]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a472                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[473]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a473                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[474]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a474                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[475]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a475                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[476]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a476                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[477]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a477                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[478]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a478                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[479]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a479                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[480]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a480                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[481]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a481                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[482]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a482                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[483]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a483                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[484]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a484                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[485]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a485                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[486]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a486                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[487]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a487                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[488]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a488                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[489]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a489                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[490]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a490                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[491]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a491                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[492]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a492                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[493]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a493                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[494]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a494                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[495]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a495                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[496]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a496                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[497]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a497                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[498]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a498                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[499]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a499                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[500]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a500                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[501]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a501                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[502]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a502                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[503]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a503                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[504]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a504                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[505]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a505                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[506]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a506                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[507]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a507                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[508]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a508                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[509]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a509                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[510]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a510                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[511]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ram_block1a511                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[0]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[0]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[1]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[1]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[2]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[2]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[3]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[3]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[4]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[4]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[5]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[5]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[6]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[6]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[7]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[7]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[8]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[8]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[9]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[9]                                                            ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[10]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[10]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[11]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[11]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[12]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[12]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[13]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[13]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[14]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[14]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[15]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[15]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[16]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[16]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[17]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[17]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[18]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[18]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[19]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[19]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[20]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[20]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[21]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[22]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[22]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[23]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[23]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[24]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[24]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[25]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[25]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[26]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[26]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[27]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[27]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[28]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[28]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[29]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[29]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[30]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[30]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|q_a[31]                                                           ; PORTADATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a0                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a1                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a2                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a3                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a4                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a5                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a6                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a7                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a8                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a9                                                                                                                     ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a10                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a11                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a12                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a13                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a14                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a15                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a16                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a17                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a18                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a19                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a20                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a21                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a22                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a23                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a24                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a25                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a26                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a27                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a28                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a29                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a30                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a31                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[32]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a32                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[33]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a33                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[34]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a34                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[35]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a35                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[36]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a36                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[37]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a37                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[38]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a38                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[39]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a39                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[40]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a40                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[41]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a41                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[42]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a42                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[43]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a43                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[44]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a44                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[45]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a45                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[46]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a46                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[47]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a47                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[48]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a48                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[49]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a49                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[50]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a50                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[51]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a51                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[52]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a52                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[53]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a53                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[54]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a54                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[55]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a55                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[56]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a56                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[57]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a57                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[58]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a58                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[59]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a59                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[60]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a60                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[61]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a61                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[62]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a62                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[63]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a63                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[64]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a64                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[65]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a65                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[66]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a66                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[67]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a67                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[68]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a68                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[69]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a69                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[70]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a70                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[71]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a71                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[72]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a72                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[73]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a73                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[74]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a74                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[75]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a75                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[76]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a76                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[77]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a77                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[78]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a78                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[79]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a79                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[80]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a80                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[81]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a81                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[82]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a82                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[83]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a83                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[84]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a84                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[85]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a85                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[86]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a86                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[87]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a87                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[88]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a88                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[89]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a89                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[90]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a90                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[91]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a91                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[92]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a92                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[93]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a93                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[94]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a94                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[95]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a95                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[96]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a96                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[97]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a97                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[98]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a98                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[99]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a99                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[100]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a100                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[101]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a101                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[102]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a102                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[103]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a103                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[104]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a104                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[105]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a105                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[106]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a106                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[107]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a107                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[108]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a108                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[109]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a109                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[110]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a110                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[111]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a111                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[112]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a112                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[113]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a113                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[114]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a114                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[115]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a115                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[116]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a116                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[117]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a117                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[118]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a118                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[119]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a119                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[120]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a120                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[121]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a121                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[122]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a122                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[123]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a123                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[124]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a124                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[125]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a125                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[126]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a126                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[127]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a127                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[128]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a128                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[129]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a129                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[130]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a130                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[131]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a131                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[132]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a132                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[133]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a133                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[134]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a134                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[135]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a135                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[136]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a136                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[137]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a137                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[138]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a138                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[139]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a139                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[140]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a140                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[141]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a141                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[142]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a142                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[143]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a143                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[144]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a144                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[145]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a145                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[146]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a146                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[147]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a147                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[148]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a148                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[149]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a149                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[150]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a150                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[151]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a151                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[152]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a152                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[153]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a153                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[154]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a154                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[155]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a155                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[156]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a156                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[157]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a157                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[158]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a158                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[159]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a159                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[160]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a160                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[161]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a161                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[162]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a162                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[163]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a163                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[164]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a164                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[165]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a165                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[166]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a166                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[167]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a167                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[168]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a168                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[169]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a169                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[170]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a170                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[171]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a171                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[172]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a172                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[173]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a173                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[174]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a174                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[175]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a175                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[176]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a176                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[177]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a177                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[178]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a178                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[179]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a179                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[180]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a180                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[181]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a181                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[182]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a182                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[183]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a183                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[184]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a184                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[185]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a185                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[186]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a186                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[187]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a187                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[188]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a188                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[189]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a189                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[190]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a190                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[191]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a191                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[192]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a192                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[193]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a193                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[194]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a194                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[195]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a195                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[196]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a196                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[197]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a197                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[198]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a198                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[199]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a199                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[200]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a200                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[201]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a201                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[202]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a202                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[203]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a203                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[204]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a204                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[205]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a205                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[206]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a206                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[207]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a207                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[208]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a208                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[209]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a209                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[210]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a210                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[211]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a211                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[212]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a212                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[213]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a213                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[214]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a214                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[215]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a215                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[216]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a216                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[217]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a217                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[218]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a218                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[219]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a219                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[220]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a220                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[221]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a221                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[222]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a222                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[223]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a223                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[224]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a224                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[225]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a225                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[226]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a226                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[227]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a227                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[228]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a228                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[229]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a229                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[230]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a230                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[231]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a231                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[232]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a232                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[233]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a233                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[234]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a234                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[235]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a235                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[236]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a236                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[237]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a237                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[238]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a238                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[239]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a239                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[240]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a240                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[241]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a241                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[242]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a242                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[243]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a243                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[244]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a244                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[245]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a245                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[246]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a246                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[247]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a247                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[248]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a248                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[249]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a249                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[250]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a250                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[251]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a251                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[252]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a252                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[253]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a253                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[254]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a254                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[255]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a255                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[256]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a256                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[257]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a257                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[258]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a258                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[259]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a259                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[260]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a260                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[261]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a261                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[262]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a262                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[263]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a263                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[264]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a264                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[265]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a265                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[266]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a266                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[267]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a267                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[268]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a268                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[269]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a269                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[270]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a270                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[271]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a271                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[272]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a272                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[273]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a273                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[274]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a274                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[275]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a275                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[276]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a276                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[277]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a277                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[278]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a278                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[279]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a279                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[280]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a280                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[281]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a281                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[282]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a282                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[283]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a283                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[284]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a284                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[285]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a285                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[286]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a286                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[287]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a287                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[288]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a288                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[289]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a289                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[290]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a290                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[291]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a291                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[292]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a292                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[293]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a293                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[294]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a294                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[295]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a295                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[296]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a296                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[297]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a297                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[298]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a298                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[299]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a299                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[300]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a300                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[301]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a301                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[302]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a302                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[303]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a303                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[304]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a304                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[305]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a305                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[306]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a306                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[307]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a307                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[308]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a308                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[309]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a309                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[310]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a310                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[311]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a311                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[312]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a312                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[313]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a313                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[314]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a314                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[315]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a315                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[316]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a316                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[317]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a317                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[318]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a318                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[319]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a319                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[320]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a320                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[321]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a321                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[322]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a322                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[323]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a323                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[324]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a324                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[325]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a325                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[326]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a326                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[327]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a327                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[328]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a328                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[329]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a329                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[330]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a330                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[331]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a331                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[332]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a332                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[333]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a333                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[334]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a334                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[335]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a335                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[336]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a336                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[337]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a337                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[338]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a338                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[339]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a339                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[340]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a340                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[341]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a341                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[342]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a342                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[343]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a343                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[344]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a344                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[345]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a345                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[346]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a346                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[347]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a347                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[348]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a348                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[349]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a349                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[350]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a350                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[351]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a351                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[352]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a352                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[353]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a353                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[354]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a354                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[355]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a355                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[356]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a356                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[357]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a357                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[358]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a358                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[359]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a359                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[360]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a360                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[361]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a361                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[362]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a362                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[363]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a363                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[364]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a364                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[365]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a365                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[366]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a366                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[367]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a367                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[368]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a368                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[369]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a369                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[370]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a370                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[371]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a371                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[372]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a372                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[373]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a373                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[374]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a374                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[375]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a375                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[376]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a376                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[377]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a377                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[378]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a378                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[379]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a379                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[380]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a380                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[381]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a381                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[382]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a382                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[383]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a383                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[384]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a384                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[385]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a385                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[386]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a386                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[387]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a387                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[388]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a388                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[389]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a389                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[390]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a390                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[391]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a391                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[392]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a392                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[393]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a393                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[394]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a394                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[395]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a395                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[396]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a396                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[397]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a397                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[398]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a398                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[399]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a399                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[400]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a400                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[401]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a401                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[402]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a402                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[403]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a403                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[404]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a404                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[405]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a405                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[406]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a406                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[407]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a407                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[408]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a408                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[409]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a409                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[410]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a410                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[411]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a411                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[412]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a412                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[413]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a413                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[414]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a414                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[415]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a415                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[416]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a416                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[417]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a417                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[418]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a418                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[419]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a419                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[420]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a420                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[421]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a421                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[422]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a422                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[423]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a423                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[424]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a424                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[425]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a425                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[426]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a426                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[427]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a427                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[428]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a428                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[429]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a429                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[430]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a430                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[431]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a431                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[432]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a432                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[433]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a433                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[434]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a434                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[435]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a435                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[436]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a436                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[437]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a437                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[438]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a438                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[439]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a439                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[440]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a440                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[441]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a441                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[442]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a442                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[443]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a443                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[444]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a444                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[445]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a445                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[446]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a446                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[447]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a447                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[448]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a448                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[449]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a449                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[450]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a450                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[451]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a451                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[452]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a452                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[453]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a453                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[454]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a454                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[455]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a455                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[456]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a456                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[457]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a457                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[458]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a458                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[459]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a459                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[460]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a460                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[461]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a461                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[462]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a462                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[463]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a463                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[464]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a464                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[465]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a465                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[466]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a466                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[467]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a467                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[468]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a468                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[469]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a469                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[470]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a470                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[471]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a471                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[472]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a472                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[473]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a473                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[474]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a474                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[475]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a475                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[476]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a476                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[477]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a477                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[478]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a478                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[479]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a479                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[480]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a480                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[481]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a481                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[482]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a482                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[483]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a483                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[484]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a484                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[485]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a485                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[486]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a486                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[487]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a487                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[488]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a488                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[489]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a489                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[490]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a490                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[491]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a491                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[492]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a492                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[493]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a493                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[494]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a494                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[495]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a495                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[496]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a496                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[497]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a497                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[498]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a498                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[499]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a499                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[500]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a500                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[501]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a501                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[502]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a502                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[503]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a503                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[504]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a504                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[505]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a505                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[506]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a506                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[507]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a507                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[508]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a508                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[509]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a509                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[510]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a510                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|out_payload[511]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a511                                                                                                                   ; PORTBDATAOUT             ;                       ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[8]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[12]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[15]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[17]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[19]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[19]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|bits_left[30]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|cur_spi_state.SPI_STATE_WAIT                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|cur_spi_state.SPI_STATE_WAIT~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|new_data                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|new_data~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|state.init_adc                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|state.init_adc~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[8]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[10]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[17]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[19]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[30]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[10]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[13]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[15]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|bits_left[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|bits_sent[14]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|bits_sent[14]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|new_data                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|new_data~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|send_shift_next[10]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|send_shift_next[10]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|state.spi_read_data_start                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|state.spi_read_data_start~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|data_read_follower                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|data_read_follower~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|new_data                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|new_data~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|cur_spi_state.SPI_CS                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|cur_spi_state.SPI_CS~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|new_data                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|new_data~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|cur_mic[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|cur_mic[3]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|read_mics                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|read_mics~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|ar_ready_r                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|ar_ready_r~DUPLICATE                                                                                      ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[10]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[10]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[14]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[14]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[17]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[17]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[22]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[22]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[43]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_data_init_r[43]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|aw_data_init_r[5]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|aw_data_init_r[5]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|aw_data_init_r[39]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|aw_data_init_r[39]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|putptr[1]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|putptr[1]~DUPLICATE                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[0]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[0]~DUPLICATE                                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[11]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[11]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[13]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[13]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[23]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[23]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[24]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[24]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[25]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[25]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[30]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[30]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[37]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[37]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[46]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[46]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[55]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[55]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[60]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[60]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[65]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[65]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[74]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[74]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[81]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[81]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[83]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[83]~DUPLICATE                                                                                ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[107]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[107]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[136]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[136]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[141]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[141]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[144]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[144]~DUPLICATE                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[8]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[8]~DUPLICATE                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[12]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[12]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[16]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[16]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[17]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[17]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[40]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[40]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[41]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[41]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[53]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[53]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_valid_r                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_valid_r~DUPLICATE                                                            ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[2]~DUPLICATE                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[18]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[18]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[39]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[39]~DUPLICATE                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|putptr[1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|putptr[1]~DUPLICATE                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|free                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|free~DUPLICATE                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|cmd_address[3]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|cmd_address[3]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][93]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][93]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][123]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][123]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                      ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[8]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]~DUPLICATE                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                             ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[6]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[14]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[14]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[17]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[17]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[18]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[18]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[19]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg[19]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg[7]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg[19]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg[19]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[8]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                        ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                          ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                            ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                   ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|internal_out_valid                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][512]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][512]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][514]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][514]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][530]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][530]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][532]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][532]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][533]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][533]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][534]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][534]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][537]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][537]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][540]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][540]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][542]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][542]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][554]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][554]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][555]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][555]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][558]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][558]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][561]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][561]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][568]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][568]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][569]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][569]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][572]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][572]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][573]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][573]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][574]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][574]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][579]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][579]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][636]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][636]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                            ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                            ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                            ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31]~DUPLICATE                                                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|sop_enable                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[635]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[635]~DUPLICATE                                                                        ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                 ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~DUPLICATE                                                                    ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]~DUPLICATE                                                                     ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                           ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                  ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]~DUPLICATE                                                                                                   ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter|use_reg                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter|use_reg~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux|saved_grant[0]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; count[1]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; count[2]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; count[9]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; count[11]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; heartbeat_counter[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; heartbeat_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; heartbeat_counter[16]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; heartbeat_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; heartbeat_counter[18]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; heartbeat_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; heartbeat_counter[21]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; heartbeat_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; heartbeat_counter[23]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; heartbeat_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX0                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX1                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_UC0                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; MSATA_A~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; MSATA_B~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL0                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_cold_rst_n[0]~CLKENA0                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|spim0_sclk_out[0]~CLKENA0                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0]                 ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]                 ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; PA_CORE_CLK_OUT          ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]~_Duplicate                 ; PA_CORE_CLK_OUT          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]                 ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; PA_CORE_CLK_OUT          ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]~_Duplicate_1               ; PA_CORE_CLK_OUT          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[2][0]                 ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2core_afi_rlat_nonabphy[2][3][0]             ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                                   ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_12                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_18                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_23                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_24                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_25                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_26                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_34                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_39                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_70                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_71                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_72                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_73                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_74                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_75                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_76                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_77                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_78                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_79                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_80                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_81                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_82                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_83                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_84                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_85                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_86                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_87                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_88                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_89                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_90                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_91                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_92                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_93                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_94                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_95                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_96                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_97                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_98                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_99                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_100                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_101                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_102                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_103                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_104                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_105                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_106                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_107                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_108                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_109                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_110                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_111                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_112                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_113                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                                   ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_24                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_39                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_70                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_71                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_72                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_74                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_73                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_77                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_76                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_79                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_75                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_80                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_78                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_82                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_86                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_85                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_87                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_83                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_88                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_84                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_90                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_89                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_93                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_91                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_94                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_92                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_97                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_95                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_98                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_96                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_106                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_107                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_99                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_108                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_100                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_109                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_101                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_110                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_102                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_111                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_103                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_112                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_104                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_113                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_105                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]~CLKENA0                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[5]~CLKENA0                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT                                                                                      ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; BLOCK_SELECT             ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT_Duplicate                                                                                       ; BLOCK_SELECT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT                                                                                      ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; BLOCK_SELECT             ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT_Duplicate_2                                                                                     ; BLOCK_SELECT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                              ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; CLK_OUT                  ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate                                                                                               ; CLK_OUT                  ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                              ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; CLK_OUT                  ;                ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate_3                                                                                             ; CLK_OUT                  ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0] ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; PA_CORE_CLK_OUT          ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0]~_Duplicate ; PA_CORE_CLK_OUT          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0] ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                   ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_12                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_18                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_23                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_24                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_25                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_26                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_34                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_39                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_70                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_71                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_72                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_73                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_74                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_75                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_76                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_77                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_78                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_79                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                   ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_80                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                   ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_24                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_34                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_71                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_70                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_76                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_77                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_72                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_78                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_73                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_79                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_74                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_80                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_75                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT                                                                      ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; BLOCK_SELECT             ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT_Duplicate                                                                       ; BLOCK_SELECT             ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                              ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; CLK_OUT                  ;                ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate                                                                               ; CLK_OUT                  ;                       ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]~CLKENA0                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]~CLKENA0                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[2]~CLKENA0                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[3]~CLKENA0                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[4]~CLKENA0                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; clk_200~inputCLKENA0                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]~CLKENA0                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]~CLKENA0                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                   ;
+------------------------------+------------------------------+-------------------+
; Source Clock(s)              ; Destination Clock(s)         ; Delay Added in ns ;
+------------------------------+------------------------------+-------------------+
; i0|emif_0_core_extra_clk_0   ; i0|emif_0_core_extra_clk_0   ; 1202.9            ;
; AD1939_MCLK                  ; AD1939_MCLK                  ; 423.0             ;
; fpga_clk_i                   ; fpga_clk_i                   ; 319.2             ;
; AD1939_ABCLK                 ; AD1939_ABCLK                 ; 129.7             ;
; i0|emif_0_phy_clk_l_2        ; i0|emif_0_core_usr_clk       ; 116.6             ;
; I/O                          ; AD1939_ABCLK                 ; 105.1             ;
; i0|emif_0_core_cal_slave_clk ; i0|emif_0_core_cal_slave_clk ; 55.4              ;
+------------------------------+------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; AD1939_ALRCLK                                                                                                                                                                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                            ; 2.366             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]                                                                                                            ; 1.926             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]                                                                                                           ; 1.868             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator|wait_latency_counter[1]                                                                                 ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.676             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator|waitrequest_reset_override                                                                              ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.603             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg              ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.306             ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|cur_spi_state.SPI_STATE_WAIT                                                                                                                                                                    ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|data_ready                                                                                                                                                                                                          ; 1.295             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                            ; 1.283             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero   ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.272             ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|cur_spi_state.SPI_STATE_WAIT                                                                                                                                                                     ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|data_ready                                                                                                                                                                                                           ; 1.254             ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|data_ready                                                                                                                                                                                                               ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|state.spi_data_load                                                                                                                                                                                                  ; 1.212             ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|data_ready                                                                                                                                                                                                              ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|state.spi_data_load                                                                                                                                                                                                 ; 1.205             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                                                                            ; 1.195             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]         ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator|wait_latency_counter[0]                                                                                 ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]        ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]        ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg           ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg           ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS     ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.178             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                                                                                                           ; 1.171             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                                                                                                           ; 1.160             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                                                                                                            ; 1.145             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                            ; 1.127             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                    ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] ; 1.108             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                             ; 1.091             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                                     ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                                 ; 1.080             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                             ; 1.071             ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|AD4020_valid                                                                                                                                                                                                               ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|data_ready                                                                                                                                                                                                          ; 1.069             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                            ; 1.066             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                                                                           ; 1.060             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                                                                                      ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                                  ; 1.057             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] ; 1.053             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                           ; 1.049             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                             ; 1.043             ;
; heartbeat_counter[22]                                                                                                                                                                                                                                                        ; GPIO_LED~reg0                                                                                                                                                                                                                                                            ; 1.031             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg           ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; 1.028             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                            ; 1.027             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                                                                                                           ; 1.026             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                            ; 1.018             ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|cur_spi_state.SPI_STATE_COMMAND_DONE                                                                                                                                                         ; 1.015             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                                                                                                           ; 1.013             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                                                                                                           ; 0.999             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                            ; 0.984             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                            ; 0.982             ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|AD4020_valid                                                                                                                                                                                                                ; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|data_ready                                                                                                                                                                                                           ; 0.976             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                                                                                                            ; 0.972             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                            ; 0.947             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                           ; 0.929             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                                                                                                           ; 0.926             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux|saved_grant[0]                                                                                                   ; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] ; 0.912             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                           ; 0.906             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                            ; 0.905             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                                                                                                           ; 0.900             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                           ; 0.898             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                             ; 0.897             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                                                                                                           ; 0.897             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                                                                           ; 0.896             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                           ; 0.894             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                            ; 0.894             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                                                                                                           ; 0.894             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                                                                           ; 0.892             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                                                                                                            ; 0.889             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                                     ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                                 ; 0.886             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                             ; 0.886             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                             ; 0.884             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                            ; 0.883             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                             ; 0.883             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                           ; 0.883             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                           ; 0.883             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                                                                            ; 0.883             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                                                                                                           ; 0.882             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|Enable                                                                                                                                                                                           ; 0.881             ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|Enable                                                                                                                                                                                           ; 0.881             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                                                                                                           ; 0.880             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                             ; 0.880             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                      ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                  ; 0.880             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                            ; 0.878             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                      ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                  ; 0.878             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                                                                           ; 0.877             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                            ; 0.877             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                                     ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                                 ; 0.876             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                      ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                  ; 0.874             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                                     ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                                 ; 0.873             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                                     ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                                                                                                                 ; 0.873             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                           ; 0.873             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                             ; 0.872             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                 ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                             ; 0.872             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                           ; 0.872             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                      ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                  ; 0.870             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                                                                                     ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                                                                                 ; 0.868             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                                                                                                           ; 0.868             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                                ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                            ; 0.868             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                           ; 0.867             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                           ; 0.867             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                           ; 0.867             ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                               ; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                           ; 0.864             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                      ;
+--------------+---------------------------------------------------+--------------+-----------------+-------------------------+----------------------------+
; Name         ; Ignored Entity                                    ; Ignored From ; Ignored To      ; Ignored Value           ; Ignored Source             ;
+--------------+---------------------------------------------------+--------------+-----------------+-------------------------+----------------------------+
; I/O Standard ; Audioblade                                        ;              ; AA_12V0_EN_N[0] ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; Audioblade                                        ;              ; AA_12V0_EN_N[1] ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; Audioblade                                        ;              ; AA_12V0_EN_N[2] ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; Audioblade                                        ;              ; AA_12V0_EN_N[3] ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[0]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[10]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[11]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[12]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[13]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[14]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[15]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[16]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[1]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[2]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[3]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[4]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[5]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[6]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[7]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[8]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_a[9]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_act_n[0]    ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_alert_n[0]  ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_ba[0]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_ba[1]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_bg[0]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_ck[0]       ; DIFFERENTIAL 1.2-V SSTL ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_ck_n[0]     ; DIFFERENTIAL 1.2-V SSTL ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_cke[0]      ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_cs_n[0]     ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[0]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[1]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[2]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[3]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[4]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[5]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[6]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dbi_n[7]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[0]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[10]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[11]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[12]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[13]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[14]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[15]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[16]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[17]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[18]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[19]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[1]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[20]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[21]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[22]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[23]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[24]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[25]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[26]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[27]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[28]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[29]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[2]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[30]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[31]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[32]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[33]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[34]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[35]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[36]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[37]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[38]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[39]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[3]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[40]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[41]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[42]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[43]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[44]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[45]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[46]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[47]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[48]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[49]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[4]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[50]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[51]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[52]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[53]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[54]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[55]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[56]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[57]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[58]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[59]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[5]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[60]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[61]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[62]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[63]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[6]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[7]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[8]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dq[9]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[0]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[1]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[2]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[3]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[4]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[5]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[6]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs[7]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[0]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[1]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[2]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[3]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[4]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[5]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[6]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_dqs_n[7]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_odt[0]      ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_par[0]      ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; mem_reset_n[0]  ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; oct_rzqin       ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi ;              ; pll_ref_clk     ; LVDS                    ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[0]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[10]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[11]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[12]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[13]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[14]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[15]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[16]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[1]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[2]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[3]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[4]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[5]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[6]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[7]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[8]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_a[9]        ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_act_n[0]    ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_alert_n[0]  ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_ba[0]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_ba[1]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_bg[0]       ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_ck[0]       ; DIFFERENTIAL 1.2-V SSTL ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_ck_n[0]     ; DIFFERENTIAL 1.2-V SSTL ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_cke[0]      ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_cs_n[0]     ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dbi_n[0]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dbi_n[1]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dbi_n[2]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dbi_n[3]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dbi_n[4]    ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[0]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[10]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[11]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[12]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[13]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[14]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[15]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[16]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[17]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[18]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[19]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[1]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[20]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[21]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[22]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[23]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[24]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[25]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[26]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[27]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[28]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[29]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[2]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[30]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[31]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[32]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[33]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[34]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[35]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[36]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[37]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[38]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[39]      ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[3]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[4]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[5]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[6]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[7]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[8]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dq[9]       ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs[0]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs[1]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs[2]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs[3]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs[4]      ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs_n[0]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs_n[1]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs_n[2]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs_n[3]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_dqs_n[4]    ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_odt[0]      ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_par[0]      ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; mem_reset_n[0]  ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; oct_rzqin       ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; audioblade_system_altera_emif_arch_nf_180_es4upsa ;              ; pll_ref_clk     ; LVDS                    ; Compiler or HDL Assignment ;
+--------------+---------------------------------------------------+--------------+-----------------+-------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                                        ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Type                                 ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Placement (by node)                  ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 30138 ) ; 0.00 % ( 0 / 30138 )       ; 0.00 % ( 0 / 30138 )     ;
;     -- Achieved                      ; 0.00 % ( 0 / 30138 ) ; 0.00 % ( 0 / 30138 )       ; 0.00 % ( 0 / 30138 )     ;
;                                      ;                      ;                            ;                          ;
; Number of Tiles locked to High-Speed ; 0                    ;                            ;                          ;
+--------------------------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                     ;
+----------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+----------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top            ; 0.00 % ( 0 / 30138 )  ; N/A                     ; Source File       ; N/A                 ;       ;
+----------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                             ;
+-------------+-------------+------------------------+-----------------------+---------------------+-------+
; Partition 1 ; Partition 2 ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+-------------+-------------+------------------------+-----------------------+---------------------+-------+
; Top         ; Top         ; 0.00 % ( 2 / 124314 )  ; 0.00 % ( 2 / 124314 ) ; Design Partitions   ;       ;
+-------------+-------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/output_files/ur_ear_fpga_sim_audioblade.pin.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10,596 / 251,680       ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 10,596                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11,693 / 251,680       ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,371                  ;       ;
;         [b] ALMs used for LUT logic                         ; 2,073                  ;       ;
;         [c] ALMs used for registers                         ; 8,249                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,558 / 251,680        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 461 / 251,680          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 460                    ;       ;
;         [c] Due to LAB input limits                         ; 1                      ;       ;
;         [d] Due to virtual I/Os                             ; 0                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 1,717 / 25,168         ; 7 %   ;
;     -- Logic LABs                                           ; 1,717                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 5,722                  ;       ;
;     -- 7 input functions                                    ; 32                     ;       ;
;     -- 6 input functions                                    ; 1,272                  ;       ;
;     -- 5 input functions                                    ; 515                    ;       ;
;     -- 4 input functions                                    ; 944                    ;       ;
;     -- <=3 input functions                                  ; 2,959                  ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 19,887                 ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 19,239 / 503,360       ; 4 %   ;
;         -- Secondary logic registers                        ; 648 / 503,360          ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 19,700                 ;       ;
;         -- Routing optimization registers                   ; 187                    ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 0                      ;       ;
; I/O pins                                                    ; 422 / 604              ; 70 %  ;
;     -- Clock pins                                           ; 16 / 29                ; 55 %  ;
;     -- Dedicated input pins                                 ; 2 / 59                 ; 3 %   ;
;                                                             ;                        ;       ;
; Hard processor system peripheral utilization                ;                        ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )        ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )        ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )          ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )        ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )        ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )        ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )        ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )        ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )          ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )          ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )          ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )          ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )          ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )          ;       ;
;     -- EMAC                                                 ; 1 / 3 ( 33 % )         ;       ;
;     -- I2C                                                  ; 2 / 5 ( 40 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )          ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )          ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )        ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )          ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )         ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )         ;       ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 51 / 2,131             ; 2 %   ;
; Total MLAB memory bits                                      ; 0                      ;       ;
; Total block memory bits                                     ; 537,280 / 43,642,880   ; 1 %   ;
; Total block memory implementation bits                      ; 1,044,480 / 43,642,880 ; 2 %   ;
;                                                             ;                        ;       ;
; Total DSP Blocks                                            ; 0 / 1,687              ; 0 %   ;
;     -- Total Fixed Point DSP Blocks                         ; 0                      ;       ;
;     -- Total Floating Point DSP Blocks                      ; 0                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 7 / 16                 ; 44 %  ;
; FPLLs                                                       ; 0 / 16                 ; 0 %   ;
; Global signals                                              ; 15                     ;       ;
;     -- Global clocks                                        ; 15 / 32                ; 47 %  ;
;     -- Regional clocks                                      ; 0 / 16                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 288                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                  ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 2                  ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 24                 ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 24                 ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 24                 ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 24                 ; 0 %   ;
; HSSI CDR PLL                                                ; 1 / 24                 ; 4 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 1 / 24                 ; 4 %   ;
; HSSI ATX PLL                                                ; 0 / 8                  ; 0 %   ;
; Impedance control blocks                                    ; 2 / 14                 ; 14 %  ;
; Average interconnect usage (total/H/V)                      ; 2.6% / 2.2% / 3.1%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 47.7% / 43.9% / 55.9%  ;       ;
;                                                             ;                        ;       ;
; Programmable power technology high-speed tiles              ; 594 / 13,367           ; 4 %   ;
; Programmable power technology low-power tiles               ; 12,773 / 13,367        ; 96 %  ;
;     -- low-power tiles that are used by the design          ; 1,427 / 12,773         ; 11 %  ;
;     -- unused tiles (low-power)                             ; 11,346 / 12,773        ; 89 %  ;
;                                                             ;                        ;       ;
; Programmable power technology high-speed LAB tiles          ; 542 / 9,417            ; 6 %   ;
; Programmable power technology low-power LAB tiles           ; 8,875 / 9,417          ; 94 %  ;
;     -- low-power LAB tiles that are used by the design      ; 1,359 / 8,875          ; 15 %  ;
;     -- unused LAB tiles (low-power)                         ; 7,516 / 8,875          ; 85 %  ;
;                                                             ;                        ;       ;
; Maximum fan-out                                             ; 17970                  ;       ;
; Highest non-global fan-out                                  ; 1641                   ;       ;
; Total fan-out                                               ; 163007                 ;       ;
; Average fan-out                                             ; 5.38                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+---------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                           ;
+-------------------------------------------------------------+-------------------------+
; Statistic                                                   ; Top                     ;
+-------------------------------------------------------------+-------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10596 / 251680 ( 4 % )  ;
; ALMs needed [=A-B+C]                                        ; 10596                   ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11693 / 251680 ( 5 % )  ;
;         [a] ALMs used for LUT logic and registers           ; 1371                    ;
;         [b] ALMs used for LUT logic                         ; 2073                    ;
;         [c] ALMs used for registers                         ; 8249                    ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1558 / 251680 ( < 1 % ) ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 461 / 251680 ( < 1 % )  ;
;         [a] Due to location constrained logic               ; 0                       ;
;         [b] Due to LAB-wide signal conflicts                ; 460                     ;
;         [c] Due to LAB input limits                         ; 1                       ;
;         [d] Due to virtual I/Os                             ; 0                       ;
;                                                             ;                         ;
; Difficulty packing design                                   ; Low                     ;
;                                                             ;                         ;
; Total LABs:  partially or completely used                   ; 1717 / 25168 ( 7 % )    ;
;     -- Logic LABs                                           ; 1717                    ;
;     -- Memory LABs (up to half of total LABs)               ; 0                       ;
;                                                             ;                         ;
; Combinational ALUT usage for logic                          ; 5722                    ;
;     -- 7 input functions                                    ; 32                      ;
;     -- 6 input functions                                    ; 1272                    ;
;     -- 5 input functions                                    ; 515                     ;
;     -- 4 input functions                                    ; 944                     ;
;     -- <=3 input functions                                  ; 2959                    ;
; Combinational ALUT usage for route-throughs                 ; 1793                    ;
; Memory ALUT usage                                           ; 0                       ;
;     -- 64-address deep                                      ; 0                       ;
;     -- 32-address deep                                      ; 0                       ;
;                                                             ;                         ;
; Dedicated logic registers                                   ; 0                       ;
;     -- By type:                                             ;                         ;
;         -- Primary logic registers                          ; 19239 / 503360 ( 4 % )  ;
;         -- Secondary logic registers                        ; 648 / 503360 ( < 1 % )  ;
;     -- By function:                                         ;                         ;
;         -- Design implementation registers                  ; 19700                   ;
;         -- Routing optimization registers                   ; 187                     ;
;                                                             ;                         ;
;                                                             ;                         ;
; Virtual pins                                                ; 0                       ;
; I/O pins                                                    ; 422                     ;
; I/O registers                                               ; 0                       ;
; Total block memory bits                                     ; 537280                  ;
; Total block memory implementation bits                      ; 1044480                 ;
; EC                                                          ; 1687 / 85240 ( 1 % )    ;
; M20K block                                                  ; 51 / 2131 ( 2 % )       ;
; Clock enable block                                          ; 15 / 792 ( 1 % )        ;
; Impedance control block                                     ; 2 / 14 ( 14 % )         ;
; Impedance logic block                                       ; 110 / 336 ( 32 % )      ;
; PSEUDO DIFF OUT                                             ; 15 / 768 ( 1 % )        ;
; HPS EMAC peripheral                                         ; 1 / 3 ( 33 % )          ;
; HPS GPIO peripheral                                         ; 1 / 1 ( 100 % )         ;
; HPS I2C peripheral                                          ; 1 / 5 ( 20 % )          ;
; HPS SDMMC peripheral                                        ; 1 / 1 ( 100 % )         ;
; HPS UART peripheral                                         ; 1 / 2 ( 50 % )          ;
; HPS USB peripheral                                          ; 1 / 2 ( 50 % )          ;
; HPS DBG APB interface                                       ; 1 / 1 ( 100 % )         ;
; I/O lane circuitry                                          ; 19 / 64 ( 29 % )        ;
; IOPLL                                                       ; 7 / 16 ( 43 % )         ;
; I/O tile control logic                                      ; 5 / 16 ( 31 % )         ;
; I/O reference clock tree                                    ; 5 / 16 ( 31 % )         ;
; I/O AUX                                                     ; 2 / 2 ( 100 % )         ;
; HPS Interface DDR                                           ; 1 / 1 ( 100 % )         ;
; HPS boot from FPGA interface                                ; 1 / 1 ( 100 % )         ;
; HPS clock resets interface                                  ; 1 / 1 ( 100 % )         ;
; FPGA-to-HPS interface                                       ; 1 / 1 ( 100 % )         ;
; HPS FPGA-to-SDRAM interface                                 ; 1 / 1 ( 100 % )         ;
; HPS-to-FPGA interface                                       ; 1 / 1 ( 100 % )         ;
; HPS-to-FPGA lightweight interface                           ; 1 / 1 ( 100 % )         ;
; HPS interrupts interface                                    ; 1 / 1 ( 100 % )         ;
; HPS peripheral I2C interface                                ; 1 / 5 ( 20 % )          ;
; HPS peripheral SPI Master interface                         ; 1 / 2 ( 50 % )          ;
; HSSI PMA AUX                                                ; 2 / 2 ( 100 % )         ;
; HSSI PMA CDR REFCLK SELECT MUX                              ; 1 / 24 ( 4 % )          ;
; HSSI PMA RX BUF                                             ; 1 / 24 ( 4 % )          ;
; HSSI PMA TX BUF                                             ; 1 / 24 ( 4 % )          ;
; CMU/CDR PLL                                                 ; 1 / 24 ( 4 % )          ;
; HSSI PMA UC                                                 ; 1 / 1 ( 100 % )         ;
;                                                             ;                         ;
; Connections                                                 ;                         ;
;     -- Input Connections                                    ; 203                     ;
;     -- Registered Input Connections                         ; 0                       ;
;     -- Output Connections                                   ; 203                     ;
;     -- Registered Output Connections                        ; 0                       ;
;                                                             ;                         ;
; Internal Connections                                        ;                         ;
;     -- Total Connections                                    ; 177012                  ;
;     -- Registered Connections                               ; 63242                   ;
;                                                             ;                         ;
; External Connections                                        ;                         ;
;     -- Top                                                  ; 406                     ;
;                                                             ;                         ;
; Partition Interface                                         ;                         ;
;     -- Input Ports                                          ; 60                      ;
;     -- Output Ports                                         ; 155                     ;
;     -- Bidir Ports                                          ; 203                     ;
;                                                             ;                         ;
; Registered Ports                                            ;                         ;
;     -- Registered Input Ports                               ; 0                       ;
;     -- Registered Output Ports                              ; 0                       ;
;                                                             ;                         ;
; Port Connectivity                                           ;                         ;
;     -- Input Ports driven by GND                            ; 0                       ;
;     -- Output Ports driven by GND                           ; 0                       ;
;     -- Input Ports driven by VCC                            ; 0                       ;
;     -- Output Ports driven by VCC                           ; 0                       ;
;     -- Input Ports with no Source                           ; 0                       ;
;     -- Output Ports with no Source                          ; 0                       ;
;     -- Input Ports with no Fanout                           ; 0                       ;
;     -- Output Ports with no Fanout                          ; 0                       ;
+-------------------------------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+-----------------------------+--------------+---------------------------+----------------------+-----------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Bus Hold ; Weak Pull Up ; I/O Standard                ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+-----------------------------+--------------+---------------------------+----------------------+-----------+
; AA_SDI[0]                ; T4    ; 3C       ; 148          ; 71           ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[10]               ; Y3    ; 3C       ; 148          ; 71           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[11]               ; V3    ; 3C       ; 148          ; 68           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[12]               ; AJ2   ; 3B       ; 148          ; 36           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[13]               ; AE1   ; 3B       ; 148          ; 38           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[14]               ; AD7   ; 3B       ; 148          ; 43           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[15]               ; AF5   ; 3B       ; 148          ; 42           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[1]                ; Y8    ; 3C       ; 148          ; 69           ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[2]                ; AB3   ; 3C       ; 148          ; 68           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[3]                ; AA4   ; 3C       ; 148          ; 70           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[4]                ; AH4   ; 3B       ; 148          ; 40           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[5]                ; AG3   ; 3B       ; 148          ; 34           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[6]                ; AB8   ; 3B       ; 148          ; 37           ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[7]                ; AC9   ; 3B       ; 148          ; 39           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[8]                ; R2    ; 3C       ; 148          ; 72           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AA_SDI[9]                ; T3    ; 3C       ; 148          ; 67           ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD1939_ABCLK             ; AK9   ; 3A       ; 148          ; 7            ; 46           ; 161                   ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD1939_ALRCLK            ; AJ9   ; 3A       ; 148          ; 6            ; 46           ; 135                   ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD1939_LINE_IN_DSDATA    ; AN9   ; 3A       ; 148          ; 11           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD1939_MCLK              ; AL5   ; 3A       ; 148          ; 16           ; 31           ; 32                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD1939_MIC_IN_DSDATA     ; AP9   ; 3A       ; 148          ; 10           ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD1939_SPI_MISO          ; AF9   ; 3A       ; 148          ; 16           ; 61           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD7768_DOUT[0]           ; AK14  ; 2A       ; 78           ; 13           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD7768_DOUT[1]           ; AL15  ; 2A       ; 78           ; 7            ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD7768_DOUT[2]           ; AK13  ; 2A       ; 78           ; 17           ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD7768_DOUT[3]           ; AL13  ; 2A       ; 78           ; 16           ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD7768_DRDY_N            ; AP14  ; 2A       ; 78           ; 7            ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; AD7768_SDO               ; AJ16  ; 2A       ; 78           ; 6            ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FAN_FAIL_N               ; AM1   ; 3A       ; 148          ; 10           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FPGA_RX                  ; AM5   ; 3A       ; 148          ; 9            ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FPGA_memory_mem1_alert_n ; N2    ; 3D       ; 148          ; 96           ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; FPGA_memory_oct1_rzqin   ; F3    ; 3E       ; 148          ; 117          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; HSA_IN_L_SDO             ; AG18  ; 2A       ; 78           ; 9            ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HSA_IN_R_SDO             ; AM18  ; 2A       ; 78           ; 16           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HSA_OUT_L_SDO            ; AP12  ; 2A       ; 78           ; 9            ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HSA_OUT_R_SDO            ; AC17  ; 2A       ; 78           ; 6            ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; MSATA_B                  ; E30   ; 1F       ; 0            ; 93           ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; MSATA_B(n)               ; E29   ; 1F       ; 0            ; 93           ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; TEMP_ALERT_N             ; AE12  ; 3A       ; 148          ; 6            ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; clk_200                  ; F6    ; 3E       ; 148          ; 115          ; 46           ; 24                    ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS                        ; Differential ; --                        ; User                 ; no        ;
; clk_200(n)               ; F5    ; 3E       ; 148          ; 116          ; 46           ; 0                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS                        ; Differential ; --                        ; Fitter               ; no        ;
; ddr_ref_clk_i            ; E23   ; 2K       ; 78           ; 169          ; 46           ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Differential ; --                        ; User                 ; no        ;
; ddr_ref_clk_i(n)         ; E24   ; 2K       ; 78           ; 170          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Differential ; --                        ; Fitter               ; no        ;
; fpga_clk_i               ; AM15  ; 2A       ; 78           ; 6            ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_emac1_RXD0           ; F19   ; 2L       ; 78           ; 202          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_emac1_RXD1           ; E19   ; 2L       ; 78           ; 203          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_emac1_RXD2           ; C20   ; 2L       ; 78           ; 206          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_emac1_RXD3           ; D20   ; 2L       ; 78           ; 207          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_emac1_RX_CLK         ; G20   ; 2L       ; 78           ; 198          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_emac1_RX_CTL         ; F20   ; 2L       ; 78           ; 199          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_memory_mem_alert_n   ; AJ22  ; 2J       ; 78           ; 142          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_memory_oct_rzqin     ; F25   ; 2K       ; 78           ; 171          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_uart1_RX             ; H15   ; HPS      ; 79           ; 188          ; 96           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_usb1_CLK             ; J20   ; 2L       ; 78           ; 196          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_usb1_DIR             ; J17   ; 2L       ; 78           ; 198          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; hps_usb1_NXT             ; F21   ; 2L       ; 78           ; 201          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; pcie_npor_pin_perst      ; AB6   ; 3B       ; 148          ; 35           ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; Fitter               ; no        ;
; som_config_pio[0]        ; J25   ; 2K       ; 78           ; 174          ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; som_config_pio[1]        ; J26   ; 2K       ; 78           ; 176          ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; som_config_pio[2]        ; K23   ; 2K       ; 78           ; 179          ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; som_config_pio[3]        ; A23   ; 2K       ; 78           ; 169          ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; som_config_pio[4]        ; AC24  ; 2J       ; 78           ; 142          ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; sys_reset_n_i            ; AN7   ; 3A       ; 148          ; 6            ; 16           ; 40                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+-----------------------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                                                                              ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AA_12V0_EN[0]            ; R1    ; 3C       ; 148          ; 69           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_12V0_EN[1]            ; AC3   ; 3C       ; 148          ; 65           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_12V0_EN[2]            ; AK3   ; 3B       ; 148          ; 38           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_12V0_EN[3]            ; AE6   ; 3B       ; 148          ; 35           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_BANK_EN[0]            ; R4    ; 3C       ; 148          ; 72           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_BANK_EN[1]            ; AC10  ; 3B       ; 148          ; 40           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[0]          ; U6    ; 3C       ; 148          ; 63           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[10]         ; V5    ; 3C       ; 148          ; 61           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[11]         ; V2    ; 3C       ; 148          ; 63           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[12]         ; AH2   ; 3B       ; 148          ; 42           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[13]         ; AD4   ; 3B       ; 148          ; 40           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[14]         ; AD6   ; 3B       ; 148          ; 42           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[15]         ; AK4   ; 3B       ; 148          ; 37           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[1]          ; W6    ; 3C       ; 148          ; 65           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[2]          ; AC2   ; 3C       ; 148          ; 66           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[3]          ; AA1   ; 3C       ; 148          ; 62           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[4]          ; AK1   ; 3B       ; 148          ; 34           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[5]          ; AG1   ; 3B       ; 148          ; 43           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[6]          ; AE7   ; 3B       ; 148          ; 36           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[7]          ; AG6   ; 3B       ; 148          ; 35           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[8]          ; P1    ; 3C       ; 148          ; 70           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_LVDS_EN_N[9]          ; P5    ; 3C       ; 148          ; 70           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_MCLK[0]               ; T1    ; 3C       ; 148          ; 66           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_MCLK[1]               ; U1    ; 3C       ; 148          ; 65           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_MCLK[2]               ; W5    ; 3C       ; 148          ; 68           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_MCLK[3]               ; W4    ; 3C       ; 148          ; 67           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[0]                ; U5    ; 3C       ; 148          ; 64           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[10]               ; Y4    ; 3C       ; 148          ; 72           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[11]               ; U3    ; 3C       ; 148          ; 67           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[12]               ; AJ1   ; 3B       ; 148          ; 41           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[13]               ; AF1   ; 3B       ; 148          ; 37           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[14]               ; AD5   ; 3B       ; 148          ; 41           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[15]               ; AG5   ; 3B       ; 148          ; 41           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[1]                ; W7    ; 3C       ; 148          ; 66           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[2]                ; AB2   ; 3C       ; 148          ; 67           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[3]                ; AA3   ; 3C       ; 148          ; 69           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[4]                ; AL1   ; 3B       ; 148          ; 33           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[5]                ; AG2   ; 3B       ; 148          ; 44           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[6]                ; AB7   ; 3B       ; 148          ; 38           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[7]                ; AF6   ; 3B       ; 148          ; 36           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[8]                ; P2    ; 3C       ; 148          ; 71           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AA_SDO[9]                ; P4    ; 3C       ; 148          ; 69           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_CS_N              ; AF8   ; 3A       ; 148          ; 14           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_DBCLK             ; AJ5   ; 3A       ; 148          ; 10           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_DLRCLK            ; AH5   ; 3A       ; 148          ; 11           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_HDPHN_OUT_DSDATA  ; AH9   ; 3A       ; 148          ; 13           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_LINE_OUT_DSDATA   ; AH10  ; 3A       ; 148          ; 12           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_PWR_EN            ; AF11  ; 3A       ; 148          ; 8            ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_RST_CODEC_N       ; AP6   ; 3A       ; 148          ; 15           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_SPI_MOSI          ; AE9   ; 3A       ; 148          ; 17           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD1939_SPI_SCK           ; AL3   ; 3A       ; 148          ; 13           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD4020_EN                ; AM17  ; 2A       ; 78           ; 14           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD5791_EN                ; AJ17  ; 2A       ; 78           ; 10           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_CS_N              ; AN13  ; 2A       ; 78           ; 10           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_DCLK              ; AH18  ; 2A       ; 78           ; 16           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_EN                ; AK17  ; 2A       ; 78           ; 11           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_MCLK              ; AG17  ; 2A       ; 78           ; 12           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_RESET_N           ; AL14  ; 2A       ; 78           ; 12           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_SDI               ; AM13  ; 2A       ; 78           ; 11           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_SPI_SCK           ; AH17  ; 2A       ; 78           ; 13           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7768_SYNC_IN           ; AN14  ; 2A       ; 78           ; 6            ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB25_PWR_EN              ; AE18  ; 2A       ; 78           ; 13           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EEPROM_WP                ; AM2   ; 3A       ; 148          ; 11           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_LED                 ; AN4   ; 3A       ; 148          ; 7            ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_RESET               ; AP4   ; 3A       ; 148          ; 6            ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_TX                  ; AM6   ; 3A       ; 148          ; 8            ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[0]    ; G1    ; 3E       ; 148          ; 115          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[10]   ; G5    ; 3E       ; 148          ; 125          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[11]   ; G6    ; 3E       ; 148          ; 126          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[12]   ; E3    ; 3E       ; 148          ; 118          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[13]   ; E2    ; 3E       ; 148          ; 119          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[14]   ; D2    ; 3E       ; 148          ; 120          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[15]   ; E7    ; 3E       ; 148          ; 121          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[16]   ; E6    ; 3E       ; 148          ; 122          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[1]    ; F1    ; 3E       ; 148          ; 116          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[2]    ; H5    ; 3E       ; 148          ; 117          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[3]    ; H4    ; 3E       ; 148          ; 118          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[4]    ; G2    ; 3E       ; 148          ; 119          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[5]    ; G3    ; 3E       ; 148          ; 120          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[6]    ; E1    ; 3E       ; 148          ; 121          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[7]    ; D1    ; 3E       ; 148          ; 122          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[8]    ; H3    ; 3E       ; 148          ; 123          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_a[9]    ; H2    ; 3E       ; 148          ; 124          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_act_n   ; L11   ; 3E       ; 148          ; 118          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_ba[0]   ; E4    ; 3E       ; 148          ; 124          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_ba[1]   ; C3    ; 3E       ; 148          ; 125          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_bg      ; B3    ; 3E       ; 148          ; 126          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_ck      ; L9    ; 3E       ; 148          ; 123          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_ck_n    ; L10   ; 3E       ; 148          ; 124          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_cke     ; J6    ; 3E       ; 148          ; 121          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_cs_n    ; M11   ; 3E       ; 148          ; 117          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_odt     ; K8    ; 3E       ; 148          ; 119          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_par     ; J9    ; 3E       ; 148          ; 126          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_memory_mem1_reset_n ; M10   ; 3E       ; 148          ; 116          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.2 V                       ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FULL_SPEED_N             ; AM7   ; 3A       ; 148          ; 7            ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO_LED                 ; AP7   ; 3A       ; 148          ; 14           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDPHN_PWR_OFF_N          ; AD1   ; 3B       ; 148          ; 42           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_IN_CLK               ; AL16  ; 2A       ; 78           ; 10           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_IN_EN_N              ; AP15  ; 2A       ; 78           ; 13           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_IN_L_CNV             ; AN17  ; 2A       ; 78           ; 15           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_IN_L_SDI             ; AF18  ; 2A       ; 78           ; 8            ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_IN_R_CNV             ; AN18  ; 2A       ; 78           ; 17           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_IN_R_SDI             ; AN15  ; 2A       ; 78           ; 12           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_CLK              ; AM16  ; 2A       ; 78           ; 11           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_L_CLR_N          ; AL18  ; 2A       ; 78           ; 9            ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_L_LDAC_N         ; AK18  ; 2A       ; 78           ; 8            ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_L_RESET_N        ; AP17  ; 2A       ; 78           ; 15           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_L_SDI            ; AN12  ; 2A       ; 78           ; 8            ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_L_SYNC_N         ; AP16  ; 2A       ; 78           ; 14           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_R_CLR_N          ; AE19  ; 2A       ; 78           ; 11           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_R_LDAC_N         ; AD17  ; 2A       ; 78           ; 7            ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_R_RESET_N        ; AF19  ; 2A       ; 78           ; 10           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_R_SDI            ; AH14  ; 2A       ; 78           ; 15           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSA_OUT_R_SYNC_N         ; AJ14  ; 2A       ; 78           ; 14           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MSATA_A                  ; D32   ; 1F       ; 0            ; 93           ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MSATA_A(n)               ; D31   ; 1F       ; 0            ; 93           ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MSATA_PWR_EN             ; AA5   ; 3C       ; 148          ; 61           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA2505_CS_N             ; AE8   ; 3A       ; 148          ; 15           ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_MDC            ; L19   ; 2L       ; 78           ; 205          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_TXD0           ; E21   ; 2L       ; 78           ; 200          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_TXD1           ; D21   ; 2L       ; 78           ; 201          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_TXD2           ; D22   ; 2L       ; 78           ; 204          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_TXD3           ; C22   ; 2L       ; 78           ; 205          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_TX_CLK         ; E17   ; 2L       ; 78           ; 196          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac1_TX_CTL         ; E18   ; 2L       ; 78           ; 197          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[0]      ; H27   ; 2K       ; 78           ; 169          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[10]     ; G26   ; 2K       ; 78           ; 179          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[11]     ; F26   ; 2K       ; 78           ; 180          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[12]     ; F24   ; 2K       ; 78           ; 172          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[13]     ; E27   ; 2K       ; 78           ; 173          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[14]     ; D27   ; 2K       ; 78           ; 174          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[15]     ; E22   ; 2K       ; 78           ; 175          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[16]     ; F23   ; 2K       ; 78           ; 176          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[1]      ; G27   ; 2K       ; 78           ; 170          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[2]      ; G23   ; 2K       ; 78           ; 171          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[3]      ; G22   ; 2K       ; 78           ; 172          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[4]      ; H25   ; 2K       ; 78           ; 173          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[5]      ; G25   ; 2K       ; 78           ; 174          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[6]      ; H24   ; 2K       ; 78           ; 175          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[7]      ; H23   ; 2K       ; 78           ; 176          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[8]      ; H22   ; 2K       ; 78           ; 177          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[9]      ; J22   ; 2K       ; 78           ; 178          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_act_n     ; J24   ; 2K       ; 78           ; 172          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ba[0]     ; D26   ; 2K       ; 78           ; 178          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ba[1]     ; D25   ; 2K       ; 78           ; 179          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_bg        ; C25   ; 2K       ; 78           ; 180          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ck        ; L23   ; 2K       ; 78           ; 177          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ck_n      ; M23   ; 2K       ; 78           ; 178          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_cke       ; J27   ; 2K       ; 78           ; 175          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_cs_n      ; K24   ; 2K       ; 78           ; 171          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_odt       ; K25   ; 2K       ; 78           ; 173          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_par       ; K22   ; 2K       ; 78           ; 180          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_reset_n   ; L24   ; 2K       ; 78           ; 170          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.2 V                       ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_sdio_CLK             ; D15   ; HPS      ; 79           ; 185          ; 96           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_uart1_TX             ; F15   ; HPS      ; 79           ; 175          ; 96           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_usb1_STP             ; H20   ; 2L       ; 78           ; 197          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard           ; Current Strength ; Input Termination                 ; Output Termination                ; Termination Control Block                                                                                                                                                                                                                                                              ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DB25_GPIO[0]              ; AL6   ; 3A       ; 148          ; 14           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[10]             ; AP5   ; 3A       ; 148          ; 16           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[11]             ; AN5   ; 3A       ; 148          ; 17           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[12]             ; AH15  ; 2A       ; 78           ; 9            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[13]             ; AJ15  ; 2A       ; 78           ; 8            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[14]             ; AG16  ; 2A       ; 78           ; 14           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[15]             ; AF16  ; 2A       ; 78           ; 15           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[16]             ; AE17  ; 2A       ; 78           ; 17           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[17]             ; AE16  ; 2A       ; 78           ; 16           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[1]              ; AK6   ; 3A       ; 148          ; 15           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[2]              ; AK7   ; 3A       ; 148          ; 12           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[3]              ; AK8   ; 3A       ; 148          ; 13           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[4]              ; AJ6   ; 3A       ; 148          ; 9            ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[5]              ; AJ7   ; 3A       ; 148          ; 8            ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[6]              ; AH7   ; 3A       ; 148          ; 14           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[7]              ; AG7   ; 3A       ; 148          ; 15           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[8]              ; AH8   ; 3A       ; 148          ; 16           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; DB25_GPIO[9]              ; AG8   ; 3A       ; 148          ; 17           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; FPGA_memory_mem1_dbi_n[0] ; N3    ; 3D       ; 148          ; 97           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[9] (inverted)                  ;
; FPGA_memory_mem1_dbi_n[1] ; L6    ; 3D       ; 148          ; 99           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[23] (inverted)                 ;
; FPGA_memory_mem1_dbi_n[2] ; P6    ; 3D       ; 148          ; 89           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[25] (inverted)                 ;
; FPGA_memory_mem1_dbi_n[3] ; W9    ; 3D       ; 148          ; 89           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[37] (inverted)                 ;
; FPGA_memory_mem1_dbi_n[4] ; D10   ; 3F       ; 148          ; 143          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85] (inverted)                 ;
; FPGA_memory_mem1_dbi_n[5] ; G11   ; 3F       ; 148          ; 143          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[97] (inverted)                 ;
; FPGA_memory_mem1_dbi_n[6] ; D7    ; 3F       ; 148          ; 151          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[117] (inverted)                ;
; FPGA_memory_mem1_dbi_n[7] ; A9    ; 3F       ; 148          ; 153          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[131] (inverted)                ;
; FPGA_memory_mem1_dq[0]    ; K3    ; 3D       ; 148          ; 95           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[7] (inverted)                  ;
; FPGA_memory_mem1_dq[10]   ; M7    ; 3D       ; 148          ; 97           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[21] (inverted)                 ;
; FPGA_memory_mem1_dq[11]   ; L4    ; 3D       ; 148          ; 88           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[12] (inverted)                 ;
; FPGA_memory_mem1_dq[12]   ; N4    ; 3D       ; 148          ; 90           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[14] (inverted)                 ;
; FPGA_memory_mem1_dq[13]   ; M5    ; 3D       ; 148          ; 94           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[18] (inverted)                 ;
; FPGA_memory_mem1_dq[14]   ; M6    ; 3D       ; 148          ; 96           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[20] (inverted)                 ;
; FPGA_memory_mem1_dq[15]   ; L5    ; 3D       ; 148          ; 95           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[19] (inverted)                 ;
; FPGA_memory_mem1_dq[16]   ; K7    ; 3D       ; 148          ; 90           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[26] (inverted)                 ;
; FPGA_memory_mem1_dq[17]   ; N7    ; 3D       ; 148          ; 96           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[32] (inverted)                 ;
; FPGA_memory_mem1_dq[18]   ; N9    ; 3D       ; 148          ; 98           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[34] (inverted)                 ;
; FPGA_memory_mem1_dq[19]   ; R7    ; 3D       ; 148          ; 95           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[31] (inverted)                 ;
; FPGA_memory_mem1_dq[1]    ; K2    ; 3D       ; 148          ; 91           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[3] (inverted)                  ;
; FPGA_memory_mem1_dq[20]   ; P9    ; 3D       ; 148          ; 99           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[35] (inverted)                 ;
; FPGA_memory_mem1_dq[21]   ; P7    ; 3D       ; 148          ; 97           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[33] (inverted)                 ;
; FPGA_memory_mem1_dq[22]   ; L8    ; 3D       ; 148          ; 91           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[27] (inverted)                 ;
; FPGA_memory_mem1_dq[23]   ; R8    ; 3D       ; 148          ; 94           ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[30] (inverted)                 ;
; FPGA_memory_mem1_dq[24]   ; R9    ; 3D       ; 148          ; 99           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[47] (inverted)                 ;
; FPGA_memory_mem1_dq[25]   ; U7    ; 3D       ; 148          ; 95           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[43] (inverted)                 ;
; FPGA_memory_mem1_dq[26]   ; T8    ; 3D       ; 148          ; 97           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[45] (inverted)                 ;
; FPGA_memory_mem1_dq[27]   ; V9    ; 3D       ; 148          ; 90           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[38] (inverted)                 ;
; FPGA_memory_mem1_dq[28]   ; T9    ; 3D       ; 148          ; 98           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[46] (inverted)                 ;
; FPGA_memory_mem1_dq[29]   ; V8    ; 3D       ; 148          ; 91           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[39] (inverted)                 ;
; FPGA_memory_mem1_dq[2]    ; L3    ; 3D       ; 148          ; 94           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[6] (inverted)                  ;
; FPGA_memory_mem1_dq[30]   ; W10   ; 3D       ; 148          ; 88           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[36] (inverted)                 ;
; FPGA_memory_mem1_dq[31]   ; V7    ; 3D       ; 148          ; 94           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[42] (inverted)                 ;
; FPGA_memory_mem1_dq[32]   ; E12   ; 3F       ; 148          ; 153          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95] (inverted)                 ;
; FPGA_memory_mem1_dq[33]   ; B10   ; 3F       ; 148          ; 145          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87] (inverted)                 ;
; FPGA_memory_mem1_dq[34]   ; E11   ; 3F       ; 148          ; 149          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91] (inverted)                 ;
; FPGA_memory_mem1_dq[35]   ; F11   ; 3F       ; 148          ; 148          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90] (inverted)                 ;
; FPGA_memory_mem1_dq[36]   ; D12   ; 3F       ; 148          ; 152          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94] (inverted)                 ;
; FPGA_memory_mem1_dq[37]   ; C10   ; 3F       ; 148          ; 144          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86] (inverted)                 ;
; FPGA_memory_mem1_dq[38]   ; C13   ; 3F       ; 148          ; 151          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93] (inverted)                 ;
; FPGA_memory_mem1_dq[39]   ; C12   ; 3F       ; 148          ; 150          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92] (inverted)                 ;
; FPGA_memory_mem1_dq[3]    ; K1    ; 3D       ; 148          ; 90           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[2] (inverted)                  ;
; FPGA_memory_mem1_dq[40]   ; M13   ; 3F       ; 148          ; 153          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[107] (inverted)                ;
; FPGA_memory_mem1_dq[41]   ; H12   ; 3F       ; 148          ; 144          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[98] (inverted)                 ;
; FPGA_memory_mem1_dq[42]   ; J12   ; 3F       ; 148          ; 145          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[99] (inverted)                 ;
; FPGA_memory_mem1_dq[43]   ; F13   ; 3F       ; 148          ; 149          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[103] (inverted)                ;
; FPGA_memory_mem1_dq[44]   ; L13   ; 3F       ; 148          ; 152          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[106] (inverted)                ;
; FPGA_memory_mem1_dq[45]   ; E13   ; 3F       ; 148          ; 148          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[102] (inverted)                ;
; FPGA_memory_mem1_dq[46]   ; H13   ; 3F       ; 148          ; 151          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[105] (inverted)                ;
; FPGA_memory_mem1_dq[47]   ; G12   ; 3F       ; 148          ; 142          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[96] (inverted)                 ;
; FPGA_memory_mem1_dq[48]   ; B6    ; 3F       ; 148          ; 152          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[118] (inverted)                ;
; FPGA_memory_mem1_dq[49]   ; C5    ; 3F       ; 148          ; 143          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[109] (inverted)                ;
; FPGA_memory_mem1_dq[4]    ; M3    ; 3D       ; 148          ; 99           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[11] (inverted)                 ;
; FPGA_memory_mem1_dq[50]   ; A5    ; 3F       ; 148          ; 145          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[111] (inverted)                ;
; FPGA_memory_mem1_dq[51]   ; B5    ; 3F       ; 148          ; 144          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[110] (inverted)                ;
; FPGA_memory_mem1_dq[52]   ; A6    ; 3F       ; 148          ; 153          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[119] (inverted)                ;
; FPGA_memory_mem1_dq[53]   ; D5    ; 3F       ; 148          ; 142          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[108] (inverted)                ;
; FPGA_memory_mem1_dq[54]   ; D4    ; 3F       ; 148          ; 148          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[114] (inverted)                ;
; FPGA_memory_mem1_dq[55]   ; C4    ; 3F       ; 148          ; 149          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[115] (inverted)                ;
; FPGA_memory_mem1_dq[56]   ; D9    ; 3F       ; 148          ; 144          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[122] (inverted)                ;
; FPGA_memory_mem1_dq[57]   ; C8    ; 3F       ; 148          ; 148          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[126] (inverted)                ;
; FPGA_memory_mem1_dq[58]   ; C9    ; 3F       ; 148          ; 145          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[123] (inverted)                ;
; FPGA_memory_mem1_dq[59]   ; B8    ; 3F       ; 148          ; 149          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[127] (inverted)                ;
; FPGA_memory_mem1_dq[5]    ; L1    ; 3D       ; 148          ; 89           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[1] (inverted)                  ;
; FPGA_memory_mem1_dq[60]   ; A11   ; 3F       ; 148          ; 151          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[129] (inverted)                ;
; FPGA_memory_mem1_dq[61]   ; B7    ; 3F       ; 148          ; 143          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[121] (inverted)                ;
; FPGA_memory_mem1_dq[62]   ; A10   ; 3F       ; 148          ; 150          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[128] (inverted)                ;
; FPGA_memory_mem1_dq[63]   ; C7    ; 3F       ; 148          ; 142          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[120] (inverted)                ;
; FPGA_memory_mem1_dq[6]    ; M2    ; 3D       ; 148          ; 98           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[10] (inverted)                 ;
; FPGA_memory_mem1_dq[7]    ; M1    ; 3D       ; 148          ; 88           ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[0] (inverted)                  ;
; FPGA_memory_mem1_dq[8]    ; N5    ; 3D       ; 148          ; 91           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[15] (inverted)                 ;
; FPGA_memory_mem1_dq[9]    ; K4    ; 3D       ; 148          ; 89           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[13] (inverted)                 ;
; FPGA_memory_mem1_dqs[0]   ; J1    ; 3D       ; 148          ; 92           ; 16           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[1]   ; J4    ; 3D       ; 148          ; 92           ; 31           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[2]   ; N8    ; 3D       ; 148          ; 92           ; 46           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[3]   ; U10   ; 3D       ; 148          ; 92           ; 61           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[4]   ; B11   ; 3F       ; 148          ; 146          ; 46           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[5]   ; K12   ; 3F       ; 148          ; 146          ; 61           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[5].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[6]   ; A3    ; 3F       ; 148          ; 146          ; 16           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[6].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs[7]   ; E8    ; 3F       ; 148          ; 146          ; 31           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[7].b|pdiff_out_oe (inverted)                               ;
; FPGA_memory_mem1_dqs_n[0] ; J2    ; 3D       ; 148          ; 93           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[1] ; J5    ; 3D       ; 148          ; 93           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[2] ; M8    ; 3D       ; 148          ; 93           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[3] ; T10   ; 3D       ; 148          ; 93           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[4] ; B12   ; 3F       ; 148          ; 147          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[5] ; K13   ; 3F       ; 148          ; 147          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[5].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[6] ; A4    ; 3F       ; 148          ; 147          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[6].b|pdiff_out_oebar (inverted)                            ;
; FPGA_memory_mem1_dqs_n[7] ; E9    ; 3F       ; 148          ; 147          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst                 ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[7].b|pdiff_out_oebar (inverted)                            ;
; HDPHN_I2C_SCL             ; AF3   ; 3B       ; 148          ; 40           ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|i2c1_sda_oe[0] (inverted)                                                                                                                                              ;
; HDPHN_I2C_SDA             ; AC4   ; 3B       ; 148          ; 33           ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|i2c1_scl_oe[0] (inverted)                                                                                                                                              ;
; I2C_SCL                   ; AF4   ; 3B       ; 148          ; 39           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; I2C_SDA                   ; AD2   ; 3B       ; 148          ; 41           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; P3_GPIO[0]                ; AG10  ; 3A       ; 148          ; 10           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; P3_GPIO[1]                ; AF10  ; 3A       ; 148          ; 11           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; P3_GPIO[2]                ; AN8   ; 3A       ; 148          ; 12           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; P3_GPIO[3]                ; AM8   ; 3A       ; 148          ; 13           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                           ;
; hps_emac1_MDIO            ; K19   ; 2L       ; 78           ; 204          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[1] (inverted)                                                                                           ;
; hps_gpio2_GPIO6           ; G15   ; HPS      ; 79           ; 189          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[31] (inverted)                                                                                          ;
; hps_gpio2_GPIO8           ; G16   ; HPS      ; 79           ; 178          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[33] (inverted)                                                                                          ;
; hps_gpio_GPIO0            ; M17   ; 2L       ; 78           ; 196          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[35] (inverted)                                                                                          ;
; hps_gpio_GPIO1            ; M18   ; 2L       ; 78           ; 197          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[37] (inverted)                                                                                          ;
; hps_gpio_GPIO11           ; M20   ; 2L       ; 78           ; 207          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[41] (inverted)                                                                                          ;
; hps_gpio_GPIO12           ; C18   ; 2L       ; 78           ; 196          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[43] (inverted)                                                                                          ;
; hps_gpio_GPIO13           ; D17   ; 2L       ; 78           ; 197          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[45] (inverted)                                                                                          ;
; hps_gpio_GPIO14           ; A18   ; 2L       ; 78           ; 198          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[47] (inverted)                                                                                          ;
; hps_gpio_GPIO15           ; B18   ; 2L       ; 78           ; 199          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[49] (inverted)                                                                                          ;
; hps_gpio_GPIO16           ; A19   ; 2L       ; 78           ; 200          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[51] (inverted)                                                                                          ;
; hps_gpio_GPIO17           ; A20   ; 2L       ; 78           ; 201          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[53] (inverted)                                                                                          ;
; hps_gpio_GPIO18           ; B22   ; 2L       ; 78           ; 202          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[55] (inverted)                                                                                          ;
; hps_gpio_GPIO19           ; A21   ; 2L       ; 78           ; 203          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[57] (inverted)                                                                                          ;
; hps_gpio_GPIO20           ; B21   ; 2L       ; 78           ; 204          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[59] (inverted)                                                                                          ;
; hps_gpio_GPIO21           ; B20   ; 2L       ; 78           ; 205          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[61] (inverted)                                                                                          ;
; hps_gpio_GPIO22           ; C19   ; 2L       ; 78           ; 206          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[63] (inverted)                                                                                          ;
; hps_gpio_GPIO23           ; D19   ; 2L       ; 78           ; 207          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[65] (inverted)                                                                                          ;
; hps_gpio_GPIO6            ; K21   ; 2L       ; 78           ; 202          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[39] (inverted)                                                                                          ;
; hps_i2c0_SCL              ; L21   ; 2L       ; 78           ; 201          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[29]                                                                                                     ;
; hps_i2c0_SDA              ; M21   ; 2L       ; 78           ; 200          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[28]                                                                                                     ;
; hps_memory_mem_dbi_n[0]   ; AE23  ; 2J       ; 78           ; 153          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[47] (inverted) ;
; hps_memory_mem_dbi_n[1]   ; AP24  ; 2J       ; 78           ; 153          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[59] (inverted) ;
; hps_memory_mem_dbi_n[2]   ; AM27  ; 2J       ; 78           ; 153          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[71] (inverted) ;
; hps_memory_mem_dbi_n[3]   ; AD25  ; 2J       ; 78           ; 153          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[83] (inverted) ;
; hps_memory_mem_dbi_n[4]   ; C23   ; 2K       ; 78           ; 180          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95] (inverted) ;
; hps_memory_mem_dq[0]      ; AF24  ; 2J       ; 78           ; 152          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[46] (inverted) ;
; hps_memory_mem_dq[10]     ; AP21  ; 2J       ; 78           ; 148          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[54] (inverted) ;
; hps_memory_mem_dq[11]     ; AP22  ; 2J       ; 78           ; 149          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[55] (inverted) ;
; hps_memory_mem_dq[12]     ; AN23  ; 2J       ; 78           ; 145          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[51] (inverted) ;
; hps_memory_mem_dq[13]     ; AL25  ; 2J       ; 78           ; 151          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[57] (inverted) ;
; hps_memory_mem_dq[14]     ; AP20  ; 2J       ; 78           ; 143          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[49] (inverted) ;
; hps_memory_mem_dq[15]     ; AL24  ; 2J       ; 78           ; 150          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[56] (inverted) ;
; hps_memory_mem_dq[16]     ; AK26  ; 2J       ; 78           ; 149          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[67] (inverted) ;
; hps_memory_mem_dq[17]     ; AK27  ; 2J       ; 78           ; 148          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[66] (inverted) ;
; hps_memory_mem_dq[18]     ; AP25  ; 2J       ; 78           ; 144          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[62] (inverted) ;
; hps_memory_mem_dq[19]     ; AN25  ; 2J       ; 78           ; 145          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[63] (inverted) ;
; hps_memory_mem_dq[1]      ; AK24  ; 2J       ; 78           ; 149          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[43] (inverted) ;
; hps_memory_mem_dq[20]     ; AL26  ; 2J       ; 78           ; 143          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[61] (inverted) ;
; hps_memory_mem_dq[21]     ; AP27  ; 2J       ; 78           ; 151          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[69] (inverted) ;
; hps_memory_mem_dq[22]     ; AP26  ; 2J       ; 78           ; 150          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[68] (inverted) ;
; hps_memory_mem_dq[23]     ; AN27  ; 2J       ; 78           ; 152          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[70] (inverted) ;
; hps_memory_mem_dq[24]     ; AE24  ; 2J       ; 78           ; 152          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[82] (inverted) ;
; hps_memory_mem_dq[25]     ; AH26  ; 2J       ; 78           ; 149          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[79] (inverted) ;
; hps_memory_mem_dq[26]     ; AJ26  ; 2J       ; 78           ; 148          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[78] (inverted) ;
; hps_memory_mem_dq[27]     ; AH25  ; 2J       ; 78           ; 145          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[75] (inverted) ;
; hps_memory_mem_dq[28]     ; AJ25  ; 2J       ; 78           ; 144          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[74] (inverted) ;
; hps_memory_mem_dq[29]     ; AH27  ; 2J       ; 78           ; 151          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[81] (inverted) ;
; hps_memory_mem_dq[2]      ; AJ24  ; 2J       ; 78           ; 148          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[42] (inverted) ;
; hps_memory_mem_dq[30]     ; AD24  ; 2J       ; 78           ; 143          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[73] (inverted) ;
; hps_memory_mem_dq[31]     ; AJ27  ; 2J       ; 78           ; 150          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[80] (inverted) ;
; hps_memory_mem_dq[32]     ; B23   ; 2K       ; 78           ; 179          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94] (inverted) ;
; hps_memory_mem_dq[33]     ; C27   ; 2K       ; 78           ; 175          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90] (inverted) ;
; hps_memory_mem_dq[34]     ; B25   ; 2K       ; 78           ; 171          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86] (inverted) ;
; hps_memory_mem_dq[35]     ; B27   ; 2K       ; 78           ; 176          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91] (inverted) ;
; hps_memory_mem_dq[36]     ; A24   ; 2K       ; 78           ; 170          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85] (inverted) ;
; hps_memory_mem_dq[37]     ; A25   ; 2K       ; 78           ; 172          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87] (inverted) ;
; hps_memory_mem_dq[38]     ; A26   ; 2K       ; 78           ; 178          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93] (inverted) ;
; hps_memory_mem_dq[39]     ; B26   ; 2K       ; 78           ; 177          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92] (inverted) ;
; hps_memory_mem_dq[3]      ; AK23  ; 2J       ; 78           ; 145          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[39] (inverted) ;
; hps_memory_mem_dq[4]      ; AL23  ; 2J       ; 78           ; 144          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[38] (inverted) ;
; hps_memory_mem_dq[5]      ; AG23  ; 2J       ; 78           ; 151          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[45] (inverted) ;
; hps_memory_mem_dq[6]      ; AF23  ; 2J       ; 78           ; 150          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[44] (inverted) ;
; hps_memory_mem_dq[7]      ; AK22  ; 2J       ; 78           ; 143          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[37] (inverted) ;
; hps_memory_mem_dq[8]      ; AN24  ; 2J       ; 78           ; 152          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[58] (inverted) ;
; hps_memory_mem_dq[9]      ; AM23  ; 2J       ; 78           ; 144          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[50] (inverted) ;
; hps_memory_mem_dqs[0]     ; AH23  ; 2J       ; 78           ; 146          ; 16           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[1]     ; AM22  ; 2J       ; 78           ; 146          ; 31           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[2]     ; AM25  ; 2J       ; 78           ; 146          ; 46           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[3]     ; AG25  ; 2J       ; 78           ; 146          ; 61           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[4]     ; C24   ; 2K       ; 78           ; 173          ; 61           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs_n[0]   ; AH24  ; 2J       ; 78           ; 147          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[1]   ; AN22  ; 2J       ; 78           ; 147          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[2]   ; AM26  ; 2J       ; 78           ; 147          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[3]   ; AF25  ; 2J       ; 78           ; 147          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[4]   ; D24   ; 2K       ; 78           ; 174          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 120 Ohm with Calibration ; Series 34 Ohm with Calibration    ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oebar (inverted)            ;
; hps_sdio_CMD              ; C17   ; HPS      ; 79           ; 186          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[3] (inverted)                                                                                           ;
; hps_sdio_D0               ; B15   ; HPS      ; 79           ; 190          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[5] (inverted)                                                                                           ;
; hps_sdio_D1               ; B17   ; HPS      ; 79           ; 187          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[7] (inverted)                                                                                           ;
; hps_sdio_D2               ; D16   ; HPS      ; 79           ; 181          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[9] (inverted)                                                                                           ;
; hps_sdio_D3               ; A16   ; HPS      ; 79           ; 180          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[11] (inverted)                                                                                          ;
; hps_usb1_D0               ; H17   ; 2L       ; 78           ; 199          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[13] (inverted)                                                                                          ;
; hps_usb1_D1               ; G21   ; 2L       ; 78           ; 200          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[15] (inverted)                                                                                          ;
; hps_usb1_D2               ; G18   ; 2L       ; 78           ; 202          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[17] (inverted)                                                                                          ;
; hps_usb1_D3               ; H18   ; 2L       ; 78           ; 203          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[19] (inverted)                                                                                          ;
; hps_usb1_D4               ; F18   ; 2L       ; 78           ; 204          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[21] (inverted)                                                                                          ;
; hps_usb1_D5               ; G17   ; 2L       ; 78           ; 205          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[23] (inverted)                                                                                          ;
; hps_usb1_D6               ; J19   ; 2L       ; 78           ; 206          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[25] (inverted)                                                                                          ;
; hps_usb1_D7               ; H19   ; 2L       ; 78           ; 207          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                               ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                                     ; no                         ; User                 ; 0 pF                 ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[27] (inverted)                                                                                          ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1J       ; 0 / 0 ( -- )     ; --            ; --           ;
; 1I       ; 0 / 0 ( -- )     ; --            ; --           ;
; 1H       ; 0 / 0 ( -- )     ; --            ; --           ;
; 1G       ; 0 / 0 ( -- )     ; --            ; --           ;
; 1F       ; 4 / 28 ( 14 % )  ; --            ; --           ;
; 1E       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 2L       ; 44 / 48 ( 92 % ) ; 1.8V          ; --           ;
; 2K       ; 46 / 48 ( 96 % ) ; 1.2V          ; --           ;
; 2J       ; 46 / 48 ( 96 % ) ; 1.2V          ; --           ;
; 2I       ; 0 / 12 ( 0 % )   ; 1.8V          ; --           ;
; 2A       ; 46 / 48 ( 96 % ) ; 1.8V          ; --           ;
; 3F       ; 44 / 48 ( 92 % ) ; 1.2V          ; --           ;
; 3E       ; 31 / 48 ( 65 % ) ; 1.2V          ; --           ;
; 3D       ; 45 / 48 ( 94 % ) ; 1.2V          ; --           ;
; 3C       ; 32 / 48 ( 67 % ) ; 1.8V          ; --           ;
; 3B       ; 33 / 48 ( 69 % ) ; 1.8V          ; --           ;
; 3A       ; 42 / 48 ( 88 % ) ; 1.8V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------------------------------+--------+-----------------------------+----------------+--------------+-----------------+----------+--------------+---------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                    ; Dir.   ; I/O Standard                ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ; Package Delay ;
+----------+------------+----------+-----------------------------------------------------------------------------------+--------+-----------------------------+----------------+--------------+-----------------+----------+--------------+---------------+
; A2       ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A3       ; 747        ; 3F       ; FPGA_memory_mem1_dqs[6]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 195ps         ;
; A4       ; 746        ; 3F       ; FPGA_memory_mem1_dqs_n[6]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 192ps         ;
; A5       ; 748        ; 3F       ; FPGA_memory_mem1_dq[50]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 154ps         ;
; A6       ; 740        ; 3F       ; FPGA_memory_mem1_dq[52]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 149ps         ;
; A7       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A8       ; 729        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; A9       ; 728        ; 3F       ; FPGA_memory_mem1_dbi_n[7]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 152ps         ;
; A10      ; 731        ; 3F       ; FPGA_memory_mem1_dq[62]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 143ps         ;
; A11      ; 730        ; 3F       ; FPGA_memory_mem1_dq[60]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 144ps         ;
; A12      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A13      ;            ;          ; VREFP_ADC                                                                         ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A14      ;            ;          ; ADCGND                                                                            ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A15      ; 1027       ; HPS      ; GPIO2_IO9,NAND_CE_N,UART1_RTS_N,SDMMC_DATA5,SPIM0_MISO,EMAC1_MDC,I2C_EMAC1_SCL    ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; A16      ; 1023       ; HPS      ; hps_sdio_D3                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A17      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A18      ; 233        ; 2L       ; hps_gpio_GPIO14                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A19      ; 231        ; 2L       ; hps_gpio_GPIO16                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A20      ; 230        ; 2L       ; hps_gpio_GPIO17                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A21      ; 228        ; 2L       ; hps_gpio_GPIO19                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A22      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A23      ; 283        ; 2K       ; som_config_pio[3]                                                                 ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A24      ; 282        ; 2K       ; hps_memory_mem_dq[36]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 216ps         ;
; A25      ; 280        ; 2K       ; hps_memory_mem_dq[37]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 213ps         ;
; A26      ; 274        ; 2K       ; hps_memory_mem_dq[38]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; A27      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A29      ;            ;          ; RREF                                                                              ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; A33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA1      ; 894        ; 3C       ; AA_LVDS_EN_N[3]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AA2      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA3      ; 887        ; 3C       ; AA_SDO[3]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AA4      ; 886        ; 3C       ; AA_SDI[3]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AA5      ; 883        ; 3C       ; MSATA_PWR_EN                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AA6      ; 882        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AA7      ;            ; 3C       ; VCCIO3C                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AA8      ; 881        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AA9      ; 880        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AA10     ;            ; 3C       ; VREFB3CN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA11     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA12     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA13     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA14     ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AA15     ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AA16     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA17     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA18     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA19     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA20     ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AA21     ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AA22     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA23     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA24     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA25     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA27     ;            ; --       ; VCCR_GXBL1D                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AA28     ;            ; --       ; VCCR_GXBL1D                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AA29     ; 184        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA30     ; 185        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA33     ; 174        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AA34     ; 175        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB1      ; 895        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AB2      ; 889        ; 3C       ; AA_SDO[2]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AB3      ; 888        ; 3C       ; AA_SDI[2]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AB4      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB5      ; 904        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AB6      ; 905        ; 3B       ; pcie_npor_pin_perst                                                               ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ; --            ;
; AB7      ; 902        ; 3B       ; AA_SDO[6]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AB8      ; 903        ; 3B       ; AA_SDI[6]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AB9      ;            ; 3B       ; VCCIO3B                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AB10     ; 897        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AB11     ; 896        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AB12     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB13     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB14     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB15     ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB16     ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB17     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB18     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB19     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB20     ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB21     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB22     ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB23     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB24     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB25     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB27     ; 195        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB28     ; 194        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB29     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB31     ; 188        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB32     ; 189        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AB34     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC1      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC2      ; 890        ; 3C       ; AA_LVDS_EN_N[2]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC3      ; 891        ; 3C       ; AA_12V0_EN[1]                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC4      ; 907        ; 3B       ; HDPHN_I2C_SDA                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC5      ; 906        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AC6      ;            ; 3B       ; VCCIO3B                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC7      ; 908        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AC8      ; 915        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AC9      ; 913        ; 3B       ; AA_SDI[7]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC10     ; 912        ; 3B       ; AA_BANK_EN[1]                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC11     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC12     ;            ; 3B       ; VREFB3BN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC13     ;            ;          ; DNU                                                                               ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC14     ;            ;          ; DNU                                                                               ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC15     ;            ;          ; DNU                                                                               ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC16     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC17     ; 607        ; 2A       ; HSA_OUT_R_SDO                                                                     ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC18     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC19     ;            ; 2A       ; VREFB2AN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC20     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC21     ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC22     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC23     ;            ; 2J       ; VREFB2JN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC24     ; 331        ; 2J       ; som_config_pio[4]                                                                 ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AC25     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC26     ;            ; --       ; VCCH_GXBL                                                                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC27     ;            ; --       ; VCCT_GXBL1C                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AC28     ;            ; --       ; VCCT_GXBL1C                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AC29     ; 192        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC30     ; 193        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC33     ; 178        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AC34     ; 179        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD1      ; 898        ; 3B       ; HDPHN_PWR_OFF_N                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD2      ; 899        ; 3B       ; I2C_SDA                                                                           ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD3      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD4      ; 900        ; 3B       ; AA_LVDS_EN_N[13]                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD5      ; 911        ; 3B       ; AA_SDO[14]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD6      ; 910        ; 3B       ; AA_LVDS_EN_N[14]                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD7      ; 909        ; 3B       ; AA_SDI[14]                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD8      ;            ; 3B       ; VCCIO3B                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AD9      ; 914        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AD10     ; 919        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AD11     ; 918        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AD12     ;            ; 3A       ; VREFB3AN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD13     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD14     ;            ; --       ; VCCBAT                                                                            ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AD15     ;            ; --       ; VCCPGM                                                                            ; power  ;                             ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ; --            ;
; AD16     ;            ; --       ; VCCPGM                                                                            ; power  ;                             ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ; --            ;
; AD17     ; 606        ; 2A       ; HSA_OUT_R_LDAC_N                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AD18     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD19     ; 601        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AD20     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD21     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD22     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD23     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD24     ; 330        ; 2J       ; hps_memory_mem_dq[30]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 219ps         ;
; AD25     ; 320        ; 2J       ; hps_memory_mem_dbi_n[3]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 243ps         ;
; AD26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD27     ; 197        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD28     ; 196        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD29     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD31     ; 200        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD32     ; 201        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AD34     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE1      ; 926        ; 3B       ; AA_SDI[13]                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE2      ; 921        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AE3      ; 920        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AE4      ; 901        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AE5      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE6      ; 917        ; 3B       ; AA_12V0_EN[3]                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE7      ; 916        ; 3B       ; AA_LVDS_EN_N[6]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE8      ; 946        ; 3A       ; PGA2505_CS_N                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE9      ; 944        ; 3A       ; AD1939_SPI_MOSI                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE10     ;            ; 3A       ; VCCIO3A                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AE11     ; 954        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AE12     ; 955        ; 3A       ; TEMP_ALERT_N                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE13     ; 992        ; CSS      ; ^GND                                                                              ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE14     ; 1001       ; CSS      ; ^nIO_PULLUP                                                                       ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE15     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE16     ; 597        ; 2A       ; DB25_GPIO[17]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE17     ; 596        ; 2A       ; DB25_GPIO[16]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE18     ; 600        ; 2A       ; DB25_PWR_EN                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE19     ; 602        ; 2A       ; HSA_OUT_R_CLR_N                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AE20     ;            ; 2I       ; VCCIO2I                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AE21     ;            ; 2I       ; VREFB2IN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE22     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE23     ; 356        ; 2J       ; hps_memory_mem_dbi_n[0]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 183ps         ;
; AE24     ; 321        ; 2J       ; hps_memory_mem_dq[24]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 244ps         ;
; AE25     ;            ; 2J       ; VCCIO2J                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; AE26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE27     ;            ; --       ; VCCR_GXBL1C                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AE28     ;            ; --       ; VCCR_GXBL1C                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AE29     ; 204        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE30     ; 205        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE33     ; 182        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AE34     ; 183        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF1      ; 927        ; 3B       ; AA_SDO[13]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF2      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF3      ; 924        ; 3B       ; HDPHN_I2C_SCL                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF4      ; 925        ; 3B       ; I2C_SCL                                                                           ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF5      ; 922        ; 3B       ; AA_SDI[15]                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF6      ; 928        ; 3B       ; AA_SDO[7]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF7      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF8      ; 947        ; 3A       ; AD1939_CS_N                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF9      ; 945        ; 3A       ; AD1939_SPI_MISO                                                                   ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF10     ; 950        ; 3A       ; P3_GPIO[1]                                                                        ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF11     ; 953        ; 3A       ; AD1939_PWR_EN                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF12     ;            ; 3A       ; VCCIO3A                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AF13     ; 1005       ; CSS      ; ^nCONFIG                                                                          ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF14     ; 1006       ; CSS      ; ^nCE                                                                              ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF15     ; 1013       ; CSS      ; ^AS_DATA3                                                                         ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AF16     ; 598        ; 2A       ; DB25_GPIO[15]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF17     ;            ; 2A       ; VCCIO2A                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AF18     ; 605        ; 2A       ; HSA_IN_L_SDI                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF19     ; 603        ; 2A       ; HSA_OUT_R_RESET_N                                                                 ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AF20     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF21     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF22     ;            ; 2I       ; VCCIO2I                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AF23     ; 359        ; 2J       ; hps_memory_mem_dq[6]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 173ps         ;
; AF24     ; 357        ; 2J       ; hps_memory_mem_dq[0]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 182ps         ;
; AF25     ; 326        ; 2J       ; hps_memory_mem_dqs_n[3]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 213ps         ;
; AF26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF27     ; 223        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF28     ; 222        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF29     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF31     ; 208        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF32     ; 209        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AF34     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG1      ; 933        ; 3B       ; AA_LVDS_EN_N[5]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG2      ; 932        ; 3B       ; AA_SDO[5]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG3      ; 930        ; 3B       ; AA_SDI[5]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG4      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG5      ; 923        ; 3B       ; AA_SDO[15]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG6      ; 929        ; 3B       ; AA_LVDS_EN_N[7]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG7      ; 958        ; 3A       ; DB25_GPIO[7]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG8      ; 956        ; 3A       ; DB25_GPIO[9]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG9      ;            ; 3A       ; VCCIO3A                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AG10     ; 951        ; 3A       ; P3_GPIO[0]                                                                        ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG11     ; 952        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AG12     ; 1000       ; CSS      ; ^MSEL2                                                                            ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG13     ; 999        ; CSS      ; ^MSEL1                                                                            ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG14     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG15     ; 998        ; CSS      ; ^MSEL0                                                                            ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG16     ; 599        ; 2A       ; DB25_GPIO[14]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG17     ; 589        ; 2A       ; AD7768_MCLK                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG18     ; 604        ; 2A       ; HSA_IN_L_SDO                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AG19     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG20     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG21     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG22     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG23     ; 358        ; 2J       ; hps_memory_mem_dq[5]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 175ps         ;
; AG24     ;            ; 2J       ; VCCIO2J                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; AG25     ; 327        ; 2J       ; hps_memory_mem_dqs[3]                                                             ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 215ps         ;
; AG26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG27     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG29     ; 212        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG30     ; 213        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG33     ; 186        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AG34     ; 187        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH1      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH2      ; 934        ; 3B       ; AA_LVDS_EN_N[12]                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH3      ; 931        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AH4      ; 936        ; 3B       ; AA_SDI[4]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH5      ; 962        ; 3A       ; AD1939_DLRCLK                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH6      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH7      ; 959        ; 3A       ; DB25_GPIO[6]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH8      ; 957        ; 3A       ; DB25_GPIO[8]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH9      ; 948        ; 3A       ; AD1939_HDPHN_OUT_DSDATA                                                           ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH10     ; 949        ; 3A       ; AD1939_LINE_OUT_DSDATA                                                            ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH11     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH12     ; 996        ; CSS      ; #TCK                                                                              ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH13     ; 997        ; CSS      ; #TDI                                                                              ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH14     ; 586        ; 2A       ; HSA_OUT_R_SDI                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH15     ; 592        ; 2A       ; DB25_GPIO[12]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH16     ;            ; 2A       ; VCCIO2A                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AH17     ; 588        ; 2A       ; AD7768_SPI_SCK                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH18     ; 585        ; 2A       ; AD7768_DCLK                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AH19     ; 584        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AH20     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH21     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH22     ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH23     ; 363        ; 2J       ; hps_memory_mem_dqs[0]                                                             ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 175ps         ;
; AH24     ; 362        ; 2J       ; hps_memory_mem_dqs_n[0]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 171ps         ;
; AH25     ; 328        ; 2J       ; hps_memory_mem_dq[27]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 225ps         ;
; AH26     ; 324        ; 2J       ; hps_memory_mem_dq[25]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 172ps         ;
; AH27     ; 322        ; 2J       ; hps_memory_mem_dq[29]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 179ps         ;
; AH28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH29     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH31     ; 206        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH32     ; 207        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AH34     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ1      ; 935        ; 3B       ; AA_SDO[12]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ2      ; 940        ; 3B       ; AA_SDI[12]                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ3      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ4      ; 937        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ5      ; 963        ; 3A       ; AD1939_DBCLK                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ6      ; 964        ; 3A       ; DB25_GPIO[4]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ7      ; 965        ; 3A       ; DB25_GPIO[5]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ8      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ9      ; 967        ; 3A       ; AD1939_ALRCLK                                                                     ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ10     ; 1014       ; CSS      ; ^DCLK                                                                             ; bidir  ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AJ11     ; 1010       ; CSS      ; ^AS_DATA0, ASDO                                                                   ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AJ12     ; 993        ; CSS      ; #TDO                                                                              ; output ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ13     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ14     ; 587        ; 2A       ; HSA_OUT_R_SYNC_N                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ15     ; 593        ; 2A       ; DB25_GPIO[13]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ16     ; 595        ; 2A       ; AD7768_SDO                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ17     ; 591        ; 2A       ; AD5791_EN                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AJ18     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ19     ; 390        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ20     ; 391        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ21     ; 384        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ22     ; 367        ; 2J       ; hps_memory_mem_alert_n                                                            ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; 171ps         ;
; AJ23     ;            ; 2J       ; VCCIO2J                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; AJ24     ; 361        ; 2J       ; hps_memory_mem_dq[2]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 169ps         ;
; AJ25     ; 329        ; 2J       ; hps_memory_mem_dq[28]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 225ps         ;
; AJ26     ; 325        ; 2J       ; hps_memory_mem_dq[26]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 181ps         ;
; AJ27     ; 323        ; 2J       ; hps_memory_mem_dq[31]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 183ps         ;
; AJ28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ29     ; 216        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ30     ; 217        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ33     ; 190        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ34     ; 191        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK1      ; 942        ; 3B       ; AA_LVDS_EN_N[4]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK2      ; 941        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AK3      ; 938        ; 3B       ; AA_12V0_EN[2]                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK4      ; 939        ; 3B       ; AA_LVDS_EN_N[15]                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK5      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK6      ; 970        ; 3A       ; DB25_GPIO[1]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK7      ; 961        ; 3A       ; DB25_GPIO[2]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK8      ; 960        ; 3A       ; DB25_GPIO[3]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK9      ; 966        ; 3A       ; AD1939_ABCLK                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK10     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK11     ; 1012       ; CSS      ; ^AS_DATA2                                                                         ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AK12     ; 1011       ; CSS      ; ^AS_DATA1                                                                         ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AK13     ; 560        ; 2A       ; AD7768_DOUT[2]                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK14     ; 576        ; 2A       ; AD7768_DOUT[0]                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK15     ;            ; 2A       ; VCCIO2A                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AK16     ; 594        ; 2A       ; ~ALTERA_CLKUSR~ / RESERVED_INPUT                                                  ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ; --            ;
; AK17     ; 590        ; 2A       ; AD7768_EN                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK18     ; 581        ; 2A       ; HSA_OUT_L_LDAC_N                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AK19     ; 383        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AK20     ;            ; 2I       ; VCCIO2I                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AK21     ; 385        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AK22     ; 366        ; 2J       ; hps_memory_mem_dq[7]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 173ps         ;
; AK23     ; 364        ; 2J       ; hps_memory_mem_dq[3]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 184ps         ;
; AK24     ; 360        ; 2J       ; hps_memory_mem_dq[1]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 169ps         ;
; AK25     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK26     ; 336        ; 2J       ; hps_memory_mem_dq[16]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 229ps         ;
; AK27     ; 337        ; 2J       ; hps_memory_mem_dq[17]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 229ps         ;
; AK28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK29     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK31     ; 210        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK32     ; 211        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AK34     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL1      ; 943        ; 3B       ; AA_SDO[4]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL2      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL3      ; 972        ; 3A       ; AD1939_SPI_SCK                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL4      ; 968        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL5      ; 969        ; 3A       ; AD1939_MCLK                                                                       ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL6      ; 971        ; 3A       ; DB25_GPIO[0]                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL7      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL8      ; 988        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL9      ; 989        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL10     ; 994        ; CSS      ; #TMS                                                                              ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL11     ; 995        ; CSS      ; #TRST                                                                             ; input  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL12     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL13     ; 561        ; 2A       ; AD7768_DOUT[3]                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL14     ; 577        ; 2A       ; AD7768_RESET_N                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL15     ; 582        ; 2A       ; AD7768_DOUT[1]                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL16     ; 579        ; 2A       ; HSA_IN_CLK                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL17     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL18     ; 580        ; 2A       ; HSA_OUT_L_CLR_N                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL19     ; 382        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL20     ; 389        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL21     ; 387        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL22     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL23     ; 365        ; 2J       ; hps_memory_mem_dq[4]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 181ps         ;
; AL24     ; 347        ; 2J       ; hps_memory_mem_dq[15]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 211ps         ;
; AL25     ; 346        ; 2J       ; hps_memory_mem_dq[13]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 215ps         ;
; AL26     ; 342        ; 2J       ; hps_memory_mem_dq[20]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 230ps         ;
; AL27     ; 343        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AL28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL29     ; 220        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL30     ; 221        ; 1C       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL33     ; 198        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AL34     ; 199        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM1      ; 975        ; 3A       ; FAN_FAIL_N                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM2      ; 974        ; 3A       ; EEPROM_WP                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM3      ; 973        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AM4      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM5      ; 976        ; 3A       ; FPGA_RX                                                                           ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM6      ; 977        ; 3A       ; FPGA_TX                                                                           ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM7      ; 990        ; 3A       ; FULL_SPEED_N                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM8      ; 984        ; 3A       ; P3_GPIO[3]                                                                        ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM9      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM10     ; 1008       ; CSS      ; ^nCSO1                                                                            ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AM11     ; 1002       ; CSS      ; ^nSTATUS                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM12     ; 1003       ; CSS      ; ^CONF_DONE                                                                        ; bidir  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM13     ; 566        ; 2A       ; AD7768_SDI                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM14     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM15     ; 583        ; 2A       ; fpga_clk_i                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM16     ; 578        ; 2A       ; HSA_OUT_CLK                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM17     ; 575        ; 2A       ; AD4020_EN                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM18     ; 573        ; 2A       ; HSA_IN_R_SDO                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM19     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM20     ; 388        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AM21     ; 386        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AM22     ; 351        ; 2J       ; hps_memory_mem_dqs[1]                                                             ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 194ps         ;
; AM23     ; 353        ; 2J       ; hps_memory_mem_dq[9]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 203ps         ;
; AM24     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM25     ; 339        ; 2J       ; hps_memory_mem_dqs[2]                                                             ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 190ps         ;
; AM26     ; 338        ; 2J       ; hps_memory_mem_dqs_n[2]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 193ps         ;
; AM27     ; 332        ; 2J       ; hps_memory_mem_dbi_n[2]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 205ps         ;
; AM28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM29     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM31     ; 214        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM32     ; 215        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AM34     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN1      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN2      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN3      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN4      ; 978        ; 3A       ; FPGA_LED                                                                          ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN5      ; 980        ; 3A       ; DB25_GPIO[11]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN6      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN7      ; 991        ; 3A       ; sys_reset_n_i                                                                     ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN8      ; 985        ; 3A       ; P3_GPIO[2]                                                                        ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN9      ; 986        ; 3A       ; AD1939_LINE_IN_DSDATA                                                             ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN10     ; 1007       ; CSS      ; ^nCSO0                                                                            ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AN11     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN12     ; 569        ; 2A       ; HSA_OUT_L_SDI                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN13     ; 567        ; 2A       ; AD7768_CS_N                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN14     ; 571        ; 2A       ; AD7768_SYNC_IN                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN15     ; 565        ; 2A       ; HSA_IN_R_SDI                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN16     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN17     ; 574        ; 2A       ; HSA_IN_L_CNV                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN18     ; 572        ; 2A       ; HSA_IN_R_CNV                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AN19     ; 381        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AN20     ; 355        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AN21     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN22     ; 350        ; 2J       ; hps_memory_mem_dqs_n[1]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; AN23     ; 352        ; 2J       ; hps_memory_mem_dq[12]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 209ps         ;
; AN24     ; 345        ; 2J       ; hps_memory_mem_dq[8]                                                              ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 201ps         ;
; AN25     ; 340        ; 2J       ; hps_memory_mem_dq[19]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 197ps         ;
; AN26     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN27     ; 333        ; 2J       ; hps_memory_mem_dq[23]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 205ps         ;
; AN28     ;            ;          ; DNU                                                                               ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN29     ;            ;          ; DNU                                                                               ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN31     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN32     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN33     ; 202        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AN34     ; 203        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP2      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP3      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP4      ; 979        ; 3A       ; FPGA_RESET                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP5      ; 981        ; 3A       ; DB25_GPIO[10]                                                                     ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP6      ; 982        ; 3A       ; AD1939_RST_CODEC_N                                                                ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP7      ; 983        ; 3A       ; GPIO_LED                                                                          ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP8      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP9      ; 987        ; 3A       ; AD1939_MIC_IN_DSDATA                                                              ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP10     ; 1009       ; CSS      ; ^nCSO2                                                                            ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AP11     ; 1004       ; CSS      ; ^GND                                                                              ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP12     ; 568        ; 2A       ; HSA_OUT_L_SDO                                                                     ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP13     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP14     ; 570        ; 2A       ; AD7768_DRDY_N                                                                     ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP15     ; 564        ; 2A       ; HSA_IN_EN_N                                                                       ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP16     ; 563        ; 2A       ; HSA_OUT_L_SYNC_N                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP17     ; 562        ; 2A       ; HSA_OUT_L_RESET_N                                                                 ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AP18     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP19     ; 380        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; AP20     ; 354        ; 2J       ; hps_memory_mem_dq[14]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 214ps         ;
; AP21     ; 349        ; 2J       ; hps_memory_mem_dq[10]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 208ps         ;
; AP22     ; 348        ; 2J       ; hps_memory_mem_dq[11]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 211ps         ;
; AP23     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP24     ; 344        ; 2J       ; hps_memory_mem_dbi_n[1]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 204ps         ;
; AP25     ; 341        ; 2J       ; hps_memory_mem_dq[18]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 203ps         ;
; AP26     ; 335        ; 2J       ; hps_memory_mem_dq[22]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 208ps         ;
; AP27     ; 334        ; 2J       ; hps_memory_mem_dq[21]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 208ps         ;
; AP28     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP29     ;            ;          ; RREF                                                                              ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP30     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP31     ; 218        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP32     ; 219        ; 1C       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; AP33     ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B1       ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B2       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B3       ; 764        ; 3E       ; FPGA_memory_mem1_bg                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B4       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B5       ; 749        ; 3F       ; FPGA_memory_mem1_dq[51]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 155ps         ;
; B6       ; 741        ; 3F       ; FPGA_memory_mem1_dq[48]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 146ps         ;
; B7       ; 738        ; 3F       ; FPGA_memory_mem1_dq[61]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 156ps         ;
; B8       ; 732        ; 3F       ; FPGA_memory_mem1_dq[59]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 146ps         ;
; B9       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B10      ; 724        ; 3F       ; FPGA_memory_mem1_dq[33]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 129ps         ;
; B11      ; 723        ; 3F       ; FPGA_memory_mem1_dqs[4]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 127ps         ;
; B12      ; 722        ; 3F       ; FPGA_memory_mem1_dqs_n[4]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 126ps         ;
; B13      ;            ;          ; VREFN_ADC                                                                         ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B14      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B15      ; 1018       ; HPS      ; hps_sdio_D0                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B16      ; 1015       ; HPS      ; HPS_CLK1                                                                          ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; B17      ; 1021       ; HPS      ; hps_sdio_D1                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B18      ; 232        ; 2L       ; hps_gpio_GPIO15                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B19      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B20      ; 226        ; 2L       ; hps_gpio_GPIO21                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B21      ; 227        ; 2L       ; hps_gpio_GPIO20                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B22      ; 229        ; 2L       ; hps_gpio_GPIO18                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B23      ; 273        ; 2K       ; hps_memory_mem_dq[32]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 202ps         ;
; B24      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B25      ; 281        ; 2K       ; hps_memory_mem_dq[34]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 211ps         ;
; B26      ; 275        ; 2K       ; hps_memory_mem_dq[39]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; B27      ; 276        ; 2K       ; hps_memory_mem_dq[35]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; B28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B31      ; 114        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B32      ; 115        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; B34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C1       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C2       ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C3       ; 765        ; 3E       ; FPGA_memory_mem1_ba[1]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C4       ; 744        ; 3F       ; FPGA_memory_mem1_dq[55]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 168ps         ;
; C5       ; 750        ; 3F       ; FPGA_memory_mem1_dq[49]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 142ps         ;
; C6       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C7       ; 739        ; 3F       ; FPGA_memory_mem1_dq[63]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 161ps         ;
; C8       ; 733        ; 3F       ; FPGA_memory_mem1_dq[57]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 148ps         ;
; C9       ; 736        ; 3F       ; FPGA_memory_mem1_dq[58]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 133ps         ;
; C10      ; 725        ; 3F       ; FPGA_memory_mem1_dq[37]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 126ps         ;
; C11      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C12      ; 719        ; 3F       ; FPGA_memory_mem1_dq[39]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 121ps         ;
; C13      ; 718        ; 3F       ; FPGA_memory_mem1_dq[38]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 121ps         ;
; C14      ;            ;          ; TEMPDIODEn                                                                        ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C15      ; 1028       ; HPS      ; GPIO2_IO10,NAND_ADQ4,UART1_CTS_N,SDMMC_DATA6,SPIM0_SS0_N,EMAC2_MDIO,I2C_EMAC2_SDA ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; C16      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C17      ; 1019       ; HPS      ; hps_sdio_CMD                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C18      ; 235        ; 2L       ; hps_gpio_GPIO12                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C19      ; 225        ; 2L       ; hps_gpio_GPIO22                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C20      ; 237        ; 2L       ; hps_emac1_RXD2                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C21      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C22      ; 238        ; 2L       ; hps_emac1_TXD3                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C23      ; 272        ; 2K       ; hps_memory_mem_dbi_n[4]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 203ps         ;
; C24      ; 279        ; 2K       ; hps_memory_mem_dqs[4]                                                             ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 202ps         ;
; C25      ; 284        ; 2K       ; hps_memory_mem_bg                                                                 ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; C26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C27      ; 277        ; 2K       ; hps_memory_mem_dq[33]                                                             ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; C28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C29      ; 116        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C30      ; 117        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C33      ; 130        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; C34      ; 131        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D1       ; 780        ; 3E       ; FPGA_memory_mem1_a[7]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D2       ; 770        ; 3E       ; FPGA_memory_mem1_a[14]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D3       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D4       ; 745        ; 3F       ; FPGA_memory_mem1_dq[54]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 170ps         ;
; D5       ; 751        ; 3F       ; FPGA_memory_mem1_dq[53]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 144ps         ;
; D6       ; 743        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; D7       ; 742        ; 3F       ; FPGA_memory_mem1_dbi_n[6]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 128ps         ;
; D8       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D9       ; 737        ; 3F       ; FPGA_memory_mem1_dq[56]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 134ps         ;
; D10      ; 726        ; 3F       ; FPGA_memory_mem1_dbi_n[4]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 123ps         ;
; D11      ; 727        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; D12      ; 717        ; 3F       ; FPGA_memory_mem1_dq[36]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 125ps         ;
; D13      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D14      ;            ;          ; TEMPDIODEp                                                                        ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D15      ; 1020       ; HPS      ; hps_sdio_CLK                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D16      ; 1022       ; HPS      ; hps_sdio_D2                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D17      ; 234        ; 2L       ; hps_gpio_GPIO13                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D18      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D19      ; 224        ; 2L       ; hps_gpio_GPIO23                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D20      ; 236        ; 2L       ; hps_emac1_RXD3                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D21      ; 242        ; 2L       ; hps_emac1_TXD1                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D22      ; 239        ; 2L       ; hps_emac1_TXD2                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D23      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D24      ; 278        ; 2K       ; hps_memory_mem_dqs_n[4]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 205ps         ;
; D25      ; 285        ; 2K       ; hps_memory_mem_ba[1]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; D26      ; 286        ; 2K       ; hps_memory_mem_ba[0]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; D27      ; 290        ; 2K       ; hps_memory_mem_a[14]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 200ps         ;
; D28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D31      ; 118        ; 1F       ; MSATA_A(n)                                                                        ; output ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D32      ; 119        ; 1F       ; MSATA_A                                                                           ; output ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; D34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E1       ; 781        ; 3E       ; FPGA_memory_mem1_a[6]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E2       ; 771        ; 3E       ; FPGA_memory_mem1_a[13]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E3       ; 772        ; 3E       ; FPGA_memory_mem1_a[12]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E4       ; 766        ; 3E       ; FPGA_memory_mem1_ba[0]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E5       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E6       ; 768        ; 3E       ; FPGA_memory_mem1_a[16]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E7       ; 769        ; 3E       ; FPGA_memory_mem1_a[15]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E8       ; 735        ; 3F       ; FPGA_memory_mem1_dqs[7]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 132ps         ;
; E9       ; 734        ; 3F       ; FPGA_memory_mem1_dqs_n[7]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 129ps         ;
; E10      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E11      ; 720        ; 3F       ; FPGA_memory_mem1_dq[34]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 121ps         ;
; E12      ; 716        ; 3F       ; FPGA_memory_mem1_dq[32]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 126ps         ;
; E13      ; 709        ; 3F       ; FPGA_memory_mem1_dq[45]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 125ps         ;
; E14      ;            ;          ; VSIGP_0                                                                           ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E15      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E16      ; 1025       ; HPS      ; GPIO2_IO7,NAND_ALE,QSPI_SS1,SPIM0_CLK,BOOTSEL0                                    ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; E17      ; 247        ; 2L       ; hps_emac1_TX_CLK                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E18      ; 246        ; 2L       ; hps_emac1_TX_CTL                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E19      ; 240        ; 2L       ; hps_emac1_RXD1                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E20      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E21      ; 243        ; 2L       ; hps_emac1_TXD0                                                                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E22      ; 289        ; 2K       ; hps_memory_mem_a[15]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 201ps         ;
; E23      ; 295        ; 2K       ; ddr_ref_clk_i                                                                     ; input  ; LVDS                        ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E24      ; 294        ; 2K       ; ddr_ref_clk_i(n)                                                                  ; input  ; LVDS                        ;                ; --           ; N               ; no       ; Off          ; --            ;
; E25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E26      ; 287        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; E27      ; 291        ; 2K       ; hps_memory_mem_a[13]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 197ps         ;
; E28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E29      ; 120        ; 1F       ; MSATA_B(n)                                                                        ; input  ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E30      ; 121        ; 1F       ; MSATA_B                                                                           ; input  ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E33      ; 134        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; E34      ; 135        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F1       ; 786        ; 3E       ; FPGA_memory_mem1_a[1]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F2       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F3       ; 773        ; 3E       ; FPGA_memory_oct1_rzqin                                                            ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F4       ; 767        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; F5       ; 774        ; 3E       ; clk_200(n)                                                                        ; input  ; LVDS                        ;                ; --           ; N               ; no       ; Off          ; --            ;
; F6       ; 775        ; 3E       ; clk_200                                                                           ; input  ; LVDS                        ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F7       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F8       ; 757        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; F9       ; 756        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; F10      ; 754        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; F11      ; 721        ; 3F       ; FPGA_memory_mem1_dq[35]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 122ps         ;
; F12      ;            ; 3F       ; VCCIO3F                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; F13      ; 708        ; 3F       ; FPGA_memory_mem1_dq[43]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 123ps         ;
; F14      ;            ;          ; VSIGN_0                                                                           ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F15      ; 1030       ; HPS      ; hps_uart1_TX                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F16      ; 1029       ; HPS      ; GPIO2_IO11,NAND_ADQ5,UART1_RX,SDMMC_DATA7,SPIS0_CLK,EMAC2_MDC,I2C_EMAC2_SCL       ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; F17      ;            ; 2L       ; VCCIO2L                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; F18      ; 251        ; 2L       ; hps_usb1_D4                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F19      ; 241        ; 2L       ; hps_emac1_RXD0                                                                    ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F20      ; 244        ; 2L       ; hps_emac1_RX_CTL                                                                  ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F21      ; 254        ; 2L       ; hps_usb1_NXT                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F22      ;            ; 2K       ; VCCIO2K                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; F23      ; 288        ; 2K       ; hps_memory_mem_a[16]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 203ps         ;
; F24      ; 292        ; 2K       ; hps_memory_mem_a[12]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; F25      ; 293        ; 2K       ; hps_memory_oct_rzqin                                                              ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F26      ; 296        ; 2K       ; hps_memory_mem_a[11]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; F27      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F31      ; 122        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F32      ; 123        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; F34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G1       ; 787        ; 3E       ; FPGA_memory_mem1_a[0]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G2       ; 783        ; 3E       ; FPGA_memory_mem1_a[4]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G3       ; 782        ; 3E       ; FPGA_memory_mem1_a[5]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G4       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G5       ; 777        ; 3E       ; FPGA_memory_mem1_a[10]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G6       ; 776        ; 3E       ; FPGA_memory_mem1_a[11]                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G7       ; 762        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; G8       ; 763        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; G9       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G10      ; 755        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; G11      ; 714        ; 3F       ; FPGA_memory_mem1_dbi_n[5]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 124ps         ;
; G12      ; 715        ; 3F       ; FPGA_memory_mem1_dq[47]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 128ps         ;
; G13      ; 707        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; G14      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G15      ; 1024       ; HPS      ; hps_gpio2_GPIO6                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G16      ; 1026       ; HPS      ; hps_gpio2_GPIO8                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G17      ; 250        ; 2L       ; hps_usb1_D5                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G18      ; 253        ; 2L       ; hps_usb1_D2                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G19      ;            ; 2L       ; VCCIO2L                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; G20      ; 245        ; 2L       ; hps_emac1_RX_CLK                                                                  ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G21      ; 255        ; 2L       ; hps_usb1_D1                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G22      ; 304        ; 2K       ; hps_memory_mem_a[3]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 205ps         ;
; G23      ; 305        ; 2K       ; hps_memory_mem_a[2]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 204ps         ;
; G24      ;            ; 2K       ; VCCIO2K                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; G25      ; 302        ; 2K       ; hps_memory_mem_a[5]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; G26      ; 297        ; 2K       ; hps_memory_mem_a[10]                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; G27      ; 306        ; 2K       ; hps_memory_mem_a[1]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 201ps         ;
; G28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G29      ; 124        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G30      ; 125        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G33      ; 142        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; G34      ; 143        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H1       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H2       ; 778        ; 3E       ; FPGA_memory_mem1_a[9]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H3       ; 779        ; 3E       ; FPGA_memory_mem1_a[8]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H4       ; 784        ; 3E       ; FPGA_memory_mem1_a[3]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H5       ; 785        ; 3E       ; FPGA_memory_mem1_a[2]                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H6       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H7       ; 792        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; H8       ; 760        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; H9       ; 761        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; H10      ; 758        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; H11      ;            ; 3F       ; VCCIO3F                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; H12      ; 713        ; 3F       ; FPGA_memory_mem1_dq[41]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 118ps         ;
; H13      ; 706        ; 3F       ; FPGA_memory_mem1_dq[46]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 124ps         ;
; H14      ;            ;          ; VSIGP_1                                                                           ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H15      ; 1031       ; HPS      ; hps_uart1_RX                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H16      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H17      ; 256        ; 2L       ; hps_usb1_D0                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H18      ; 252        ; 2L       ; hps_usb1_D3                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H19      ; 248        ; 2L       ; hps_usb1_D7                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H20      ; 258        ; 2L       ; hps_usb1_STP                                                                      ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H21      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H22      ; 299        ; 2K       ; hps_memory_mem_a[8]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; H23      ; 300        ; 2K       ; hps_memory_mem_a[7]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 201ps         ;
; H24      ; 301        ; 2K       ; hps_memory_mem_a[6]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; H25      ; 303        ; 2K       ; hps_memory_mem_a[4]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; H26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H27      ; 307        ; 2K       ; hps_memory_mem_a[0]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; H28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H31      ; 126        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H32      ; 127        ; 1F       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; H34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J1       ; 843        ; 3D       ; FPGA_memory_mem1_dqs[0]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 174ps         ;
; J2       ; 842        ; 3D       ; FPGA_memory_mem1_dqs_n[0]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 170ps         ;
; J3       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J4       ; 831        ; 3D       ; FPGA_memory_mem1_dqs[1]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 158ps         ;
; J5       ; 830        ; 3D       ; FPGA_memory_mem1_dqs_n[1]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 154ps         ;
; J6       ; 793        ; 3E       ; FPGA_memory_mem1_cke                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J7       ; 794        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; J8       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J9       ; 788        ; 3E       ; FPGA_memory_mem1_par                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J10      ; 759        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; J11      ; 752        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; J12      ; 712        ; 3F       ; FPGA_memory_mem1_dq[42]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 118ps         ;
; J13      ;            ; 3F       ; VCCIO3F                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; J14      ;            ;          ; VSIGN_1                                                                           ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J15      ;            ; --       ; VCCPLL_HPS                                                                        ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; J16      ;            ; --       ; VCCIO_HPS                                                                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; J17      ; 257        ; 2L       ; hps_usb1_DIR                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J18      ;            ; 2L       ; VCCIO2L                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; J19      ; 249        ; 2L       ; hps_usb1_D6                                                                       ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J20      ; 259        ; 2L       ; hps_usb1_CLK                                                                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J21      ; 264        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; J22      ; 298        ; 2K       ; hps_memory_mem_a[9]                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 205ps         ;
; J23      ;            ; 2K       ; VCCIO2K                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; J24      ; 316        ; 2K       ; hps_memory_mem_act_n                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 232ps         ;
; J25      ; 314        ; 2K       ; som_config_pio[0]                                                                 ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J26      ; 312        ; 2K       ; som_config_pio[1]                                                                 ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J27      ; 313        ; 2K       ; hps_memory_mem_cke                                                                ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; J28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J29      ; 128        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J30      ; 129        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J33      ; 146        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; J34      ; 147        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K1       ; 845        ; 3D       ; FPGA_memory_mem1_dq[3]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 156ps         ;
; K2       ; 844        ; 3D       ; FPGA_memory_mem1_dq[1]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 152ps         ;
; K3       ; 840        ; 3D       ; FPGA_memory_mem1_dq[0]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 152ps         ;
; K4       ; 834        ; 3D       ; FPGA_memory_mem1_dq[9]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 148ps         ;
; K5       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K6       ; 825        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; K7       ; 821        ; 3D       ; FPGA_memory_mem1_dq[16]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 123ps         ;
; K8       ; 795        ; 3E       ; FPGA_memory_mem1_odt                                                              ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K9       ; 789        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; K10      ;            ; 3E       ; VCCIO3E                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; K11      ; 753        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; K12      ; 711        ; 3F       ; FPGA_memory_mem1_dqs[5]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 131ps         ;
; K13      ; 710        ; 3F       ; FPGA_memory_mem1_dqs_n[5]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 135ps         ;
; K14      ; 1016       ; HPS      ; HPS_nPOR                                                                          ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; K15      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K16      ;            ; --       ; VCCIOREF_HPS                                                                      ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; K17      ;            ; 2L       ; VREFB2LN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K18      ; 269        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; K19      ; 263        ; 2L       ; hps_emac1_MDIO                                                                    ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K20      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K21      ; 265        ; 2L       ; hps_gpio_GPIO6                                                                    ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K22      ; 308        ; 2K       ; hps_memory_mem_par                                                                ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 200ps         ;
; K23      ; 309        ; 2K       ; som_config_pio[2]                                                                 ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K24      ; 317        ; 2K       ; hps_memory_mem_cs_n                                                               ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 230ps         ;
; K25      ; 315        ; 2K       ; hps_memory_mem_odt                                                                ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; 197ps         ;
; K26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K27      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K28      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K31      ; 132        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K32      ; 133        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; K34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L1       ; 846        ; 3D       ; FPGA_memory_mem1_dq[5]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 147ps         ;
; L2       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L3       ; 841        ; 3D       ; FPGA_memory_mem1_dq[2]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 153ps         ;
; L4       ; 835        ; 3D       ; FPGA_memory_mem1_dq[11]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 153ps         ;
; L5       ; 828        ; 3D       ; FPGA_memory_mem1_dq[15]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 135ps         ;
; L6       ; 824        ; 3D       ; FPGA_memory_mem1_dbi_n[1]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 141ps         ;
; L7       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L8       ; 820        ; 3D       ; FPGA_memory_mem1_dq[22]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 122ps         ;
; L9       ; 791        ; 3E       ; FPGA_memory_mem1_ck                                                               ; output ; Differential 1.2-V SSTL     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L10      ; 790        ; 3E       ; FPGA_memory_mem1_ck_n                                                             ; output ; Differential 1.2-V SSTL     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L11      ; 796        ; 3E       ; FPGA_memory_mem1_act_n                                                            ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L12      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L13      ; 705        ; 3F       ; FPGA_memory_mem1_dq[44]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 118ps         ;
; L14      ; 1017       ; HPS      ; HPS_nRST                                                                          ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; L15      ;            ; --       ; VCCL_HPS                                                                          ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; L16      ;            ; --       ; VCCL_HPS                                                                          ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; L17      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L18      ; 268        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; L19      ; 262        ; 2L       ; hps_emac1_MDC                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L20      ; 261        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; L21      ; 266        ; 2L       ; hps_i2c0_SCL                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L22      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L23      ; 311        ; 2K       ; hps_memory_mem_ck                                                                 ; output ; Differential 1.2-V SSTL     ;                ; --           ; Y               ; no       ; Off          ; 209ps         ;
; L24      ; 318        ; 2K       ; hps_memory_mem_reset_n                                                            ; output ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; 280ps         ;
; L25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L26      ;            ; --       ; VCCH_GXBL                                                                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; L27      ;            ; --       ; VCCT_GXBL1F                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; L28      ;            ; --       ; VCCT_GXBL1F                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; L29      ; 136        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L30      ; 137        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L33      ; 150        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; L34      ; 151        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M1       ; 847        ; 3D       ; FPGA_memory_mem1_dq[7]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 147ps         ;
; M2       ; 837        ; 3D       ; FPGA_memory_mem1_dq[6]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 132ps         ;
; M3       ; 836        ; 3D       ; FPGA_memory_mem1_dq[4]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 129ps         ;
; M4       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M5       ; 829        ; 3D       ; FPGA_memory_mem1_dq[13]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 133ps         ;
; M6       ; 827        ; 3D       ; FPGA_memory_mem1_dq[14]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 111ps         ;
; M7       ; 826        ; 3D       ; FPGA_memory_mem1_dq[10]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 112ps         ;
; M8       ; 818        ; 3D       ; FPGA_memory_mem1_dqs_n[2]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 112ps         ;
; M9       ;            ; 3E       ; VCCIO3E                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; M10      ; 798        ; 3E       ; FPGA_memory_mem1_reset_n                                                          ; output ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M11      ; 797        ; 3E       ; FPGA_memory_mem1_cs_n                                                             ; output ; SSTL-12                     ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M12      ;            ; 3F       ; VREFB3FN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M13      ; 704        ; 3F       ; FPGA_memory_mem1_dq[40]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 126ps         ;
; M14      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M15      ;            ; --       ; VCCL_HPS                                                                          ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; M16      ;            ; --       ; VCCL_HPS                                                                          ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; M17      ; 271        ; 2L       ; hps_gpio_GPIO0                                                                    ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M18      ; 270        ; 2L       ; hps_gpio_GPIO1                                                                    ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M19      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M20      ; 260        ; 2L       ; hps_gpio_GPIO11                                                                   ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M21      ; 267        ; 2L       ; hps_i2c0_SDA                                                                      ; bidir  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M22      ;            ; 2K       ; VREFB2KN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M23      ; 310        ; 2K       ; hps_memory_mem_ck_n                                                               ; output ; Differential 1.2-V SSTL     ;                ; --           ; Y               ; no       ; Off          ; 211ps         ;
; M24      ; 319        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; M25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M27      ; 113        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M28      ; 112        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M31      ; 144        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M32      ; 145        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; M34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N1       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N2       ; 839        ; 3D       ; FPGA_memory_mem1_alert_n                                                          ; input  ; 1.2 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; N3       ; 838        ; 3D       ; FPGA_memory_mem1_dbi_n[0]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 129ps         ;
; N4       ; 833        ; 3D       ; FPGA_memory_mem1_dq[12]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 115ps         ;
; N5       ; 832        ; 3D       ; FPGA_memory_mem1_dq[8]                                                            ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 116ps         ;
; N6       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N7       ; 815        ; 3D       ; FPGA_memory_mem1_dq[17]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 103ps         ;
; N8       ; 819        ; 3D       ; FPGA_memory_mem1_dqs[2]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 110ps         ;
; N9       ; 813        ; 3D       ; FPGA_memory_mem1_dq[18]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 136ps         ;
; N10      ; 799        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; N11      ;            ; 3E       ; VCCIO3E                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; N12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N13      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N14      ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N15      ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N16      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N17      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N18      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N19      ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N20      ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N21      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N22      ;            ; --       ; VCCP                                                                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N23      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N25      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N27      ;            ; --       ; VCCR_GXBL1F                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; N28      ;            ; --       ; VCCR_GXBL1F                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; N29      ; 148        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N30      ; 149        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N33      ; 154        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; N34      ; 155        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P1       ; 862        ; 3C       ; AA_LVDS_EN_N[8]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P2       ; 861        ; 3C       ; AA_SDO[8]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P3       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P4       ; 851        ; 3C       ; AA_SDO[9]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P5       ; 850        ; 3C       ; AA_LVDS_EN_N[9]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P6       ; 822        ; 3D       ; FPGA_memory_mem1_dbi_n[2]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 114ps         ;
; P7       ; 814        ; 3D       ; FPGA_memory_mem1_dq[21]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 104ps         ;
; P8       ;            ; 3D       ; VCCIO3D                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; P9       ; 812        ; 3D       ; FPGA_memory_mem1_dq[20]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 134ps         ;
; P10      ;            ; 3E       ; VREFB3EN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P11      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P13      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P14      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P15      ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; P16      ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; P17      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P18      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P19      ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; P20      ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; P21      ;            ; --       ; VCCPT                                                                             ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; P22      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P23      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P25      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P27      ; 139        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P28      ; 138        ; 1F       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P31      ; 152        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P32      ; 153        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; P34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R1       ; 863        ; 3C       ; AA_12V0_EN[0]                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; R2       ; 860        ; 3C       ; AA_SDI[8]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; R3       ; 852        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; R4       ; 848        ; 3C       ; AA_BANK_EN[0]                                                                     ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; R5       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R6       ; 823        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; R7       ; 816        ; 3D       ; FPGA_memory_mem1_dq[19]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 111ps         ;
; R8       ; 817        ; 3D       ; FPGA_memory_mem1_dq[23]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 114ps         ;
; R9       ; 800        ; 3D       ; FPGA_memory_mem1_dq[24]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 100ps         ;
; R10      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R11      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R13      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R14      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R15      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R16      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R17      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R18      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R19      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R20      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R21      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R22      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R23      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R26      ;            ; --       ; VCCH_GXBL                                                                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; R27      ;            ; --       ; VCCT_GXBL1E                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; R28      ;            ; --       ; VCCT_GXBL1E                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; R29      ; 156        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R30      ; 157        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R33      ; 158        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; R34      ; 159        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T1       ; 866        ; 3C       ; AA_MCLK[0]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; T2       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T3       ; 853        ; 3C       ; AA_SDI[9]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; T4       ; 849        ; 3C       ; AA_SDI[0]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; T5       ; 855        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; T6       ; 854        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; T7       ;            ; 3D       ; VCCIO3D                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; T8       ; 802        ; 3D       ; FPGA_memory_mem1_dq[26]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 102ps         ;
; T9       ; 801        ; 3D       ; FPGA_memory_mem1_dq[28]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 101ps         ;
; T10      ; 806        ; 3D       ; FPGA_memory_mem1_dqs_n[3]                                                         ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 99ps          ;
; T11      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T12      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T13      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T14      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T15      ;            ;          ; NC                                                                                ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T16      ;            ;          ; VCCA_PLL                                                                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; T17      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T18      ;            ;          ; VCCA_PLL                                                                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; T19      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T20      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T21      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T22      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T23      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T25      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T27      ; 141        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T28      ; 140        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T31      ; 160        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T32      ; 161        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; T34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U1       ; 867        ; 3C       ; AA_MCLK[1]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; U2       ; 868        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; U3       ; 865        ; 3C       ; AA_SDO[11]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; U4       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U5       ; 856        ; 3C       ; AA_SDO[0]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; U6       ; 857        ; 3C       ; AA_LVDS_EN_N[0]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; U7       ; 804        ; 3D       ; FPGA_memory_mem1_dq[25]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 104ps         ;
; U8       ; 803        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; U9       ;            ; 3D       ; VCCIO3D                                                                           ; power  ;                             ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; U10      ; 807        ; 3D       ; FPGA_memory_mem1_dqs[3]                                                           ; bidir  ; Differential 1.2-V POD      ;                ; --           ; Y               ; no       ; Off          ; 97ps          ;
; U11      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U13      ;            ; --       ; VCCERAM                                                                           ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U14      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U15      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U16      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U17      ;            ; --       ; VCCERAM                                                                           ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U18      ;            ; --       ; VCCERAM                                                                           ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U19      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U20      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U21      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U22      ;            ; --       ; VCCERAM                                                                           ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U23      ;            ; --       ; VCCERAM                                                                           ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U24      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U25      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U27      ;            ; --       ; VCCR_GXBL1E                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; U28      ;            ; --       ; VCCR_GXBL1E                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; U29      ; 164        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U30      ; 165        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U33      ; 162        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; U34      ; 163        ; 1E       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V1       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V2       ; 869        ; 3C       ; AA_LVDS_EN_N[11]                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; V3       ; 864        ; 3C       ; AA_SDI[11]                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; V4       ; 858        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; V5       ; 859        ; 3C       ; AA_LVDS_EN_N[10]                                                                  ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; V6       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V7       ; 805        ; 3D       ; FPGA_memory_mem1_dq[31]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 102ps         ;
; V8       ; 808        ; 3D       ; FPGA_memory_mem1_dq[29]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 99ps          ;
; V9       ; 809        ; 3D       ; FPGA_memory_mem1_dq[27]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 96ps          ;
; V10      ;            ; 3D       ; VREFB3DN0                                                                         ; power  ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V11      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V13      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V14      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V15      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V16      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V17      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V18      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V19      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V20      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V21      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V22      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V23      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V27      ; 167        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V28      ; 166        ; 1E       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V31      ; 172        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V32      ; 173        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; V34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W1       ; 871        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; W2       ; 870        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; W3       ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W4       ; 877        ; 3C       ; AA_MCLK[3]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; W5       ; 876        ; 3C       ; AA_MCLK[2]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; W6       ; 879        ; 3C       ; AA_LVDS_EN_N[1]                                                                   ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; W7       ; 878        ; 3C       ; AA_SDO[1]                                                                         ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; W8       ;            ; 3C       ; VCCIO3C                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; W9       ; 810        ; 3D       ; FPGA_memory_mem1_dbi_n[3]                                                         ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 103ps         ;
; W10      ; 811        ; 3D       ; FPGA_memory_mem1_dq[30]                                                           ; bidir  ; 1.2-V POD                   ;                ; --           ; Y               ; no       ; Off          ; 107ps         ;
; W11      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W13      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W14      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W15      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W16      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W17      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W18      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W19      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W20      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W21      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W22      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W23      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W26      ;            ; --       ; VCCH_GXBL                                                                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; W27      ;            ; --       ; VCCT_GXBL1D                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; W28      ;            ; --       ; VCCT_GXBL1D                                                                       ; power  ;                             ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; W29      ; 176        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W30      ; 177        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W31      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W32      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W33      ; 170        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; W34      ; 171        ; 1D       ; GXB_NC                                                                            ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y1       ; 893        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; Y2       ; 892        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; Y3       ; 885        ; 3C       ; AA_SDI[10]                                                                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; Y4       ; 884        ; 3C       ; AA_SDO[10]                                                                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; Y5       ;            ; 3C       ; VCCIO3C                                                                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; Y6       ; 873        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; Y7       ; 872        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; Y8       ; 875        ; 3C       ; AA_SDI[1]                                                                         ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ; --            ;
; Y9       ; 874        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                   ;        ;                             ;                ; --           ;                 ; no       ; On           ; --            ;
; Y10      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y11      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y12      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y13      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y14      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y15      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y16      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y17      ;            ;          ; VCCLSENSE                                                                         ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y18      ;            ;          ; GNDSENSE                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y19      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y20      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y21      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y22      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y23      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y24      ;            ; --       ; VCC                                                                               ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y25      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y26      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y27      ; 169        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y28      ; 168        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y29      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y30      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y31      ; 180        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y32      ; 181        ; 1D       ; GXB_GND*                                                                          ;        ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y33      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
; Y34      ;            ;          ; GND                                                                               ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ; --            ;
+----------+------------+----------+-----------------------------------------------------------------------------------+--------+-----------------------------+----------------+--------------+-----------------+----------+--------------+---------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+-------------------------+--------------------------------------+
; Pin Name                ; Reason                               ;
+-------------------------+--------------------------------------+
; AD1939_DBCLK            ; Missing drive strength and slew rate ;
; AD1939_DLRCLK           ; Missing drive strength and slew rate ;
; AD1939_HDPHN_OUT_DSDATA ; Missing drive strength and slew rate ;
; AD1939_LINE_OUT_DSDATA  ; Missing drive strength and slew rate ;
; AA_SDO[10]              ; Missing drive strength and slew rate ;
; AA_SDO[11]              ; Missing drive strength and slew rate ;
; AA_SDO[12]              ; Missing drive strength and slew rate ;
; AA_SDO[13]              ; Missing drive strength and slew rate ;
; AA_SDO[15]              ; Missing drive strength and slew rate ;
; AA_SDO[0]               ; Missing drive strength and slew rate ;
; AA_SDO[1]               ; Missing drive strength and slew rate ;
; AA_SDO[2]               ; Missing drive strength and slew rate ;
; AA_SDO[3]               ; Missing drive strength and slew rate ;
; AA_SDO[4]               ; Missing drive strength and slew rate ;
; AA_SDO[5]               ; Missing drive strength and slew rate ;
; AA_SDO[6]               ; Missing drive strength and slew rate ;
; AA_SDO[7]               ; Missing drive strength and slew rate ;
; AA_SDO[8]               ; Missing drive strength and slew rate ;
; AA_SDO[9]               ; Missing drive strength and slew rate ;
; AA_SDO[14]              ; Missing drive strength and slew rate ;
; HSA_IN_CLK              ; Missing drive strength and slew rate ;
; HSA_IN_L_CNV            ; Missing drive strength and slew rate ;
; HSA_IN_R_CNV            ; Missing drive strength and slew rate ;
; HSA_IN_L_SDI            ; Missing drive strength and slew rate ;
; HSA_IN_R_SDI            ; Missing drive strength and slew rate ;
; HSA_OUT_CLK             ; Missing drive strength and slew rate ;
; HSA_OUT_L_LDAC_N        ; Missing drive strength and slew rate ;
; HSA_OUT_R_LDAC_N        ; Missing drive strength and slew rate ;
; HSA_OUT_L_SDI           ; Missing drive strength and slew rate ;
; HSA_OUT_R_SDI           ; Missing drive strength and slew rate ;
; HSA_OUT_L_SYNC_N        ; Missing drive strength and slew rate ;
; HSA_OUT_R_SYNC_N        ; Missing drive strength and slew rate ;
; FPGA_LED                ; Missing drive strength and slew rate ;
; GPIO_LED                ; Missing drive strength and slew rate ;
; AA_MCLK[0]              ; Missing drive strength and slew rate ;
; AA_MCLK[1]              ; Missing drive strength and slew rate ;
; AA_MCLK[2]              ; Missing drive strength and slew rate ;
; AA_MCLK[3]              ; Missing drive strength and slew rate ;
; hps_emac1_MDC           ; Missing drive strength and slew rate ;
; hps_emac1_TX_CLK        ; Missing drive strength and slew rate ;
; hps_emac1_TX_CTL        ; Missing drive strength and slew rate ;
; hps_emac1_TXD0          ; Missing drive strength and slew rate ;
; hps_emac1_TXD1          ; Missing drive strength and slew rate ;
; hps_emac1_TXD2          ; Missing drive strength and slew rate ;
; hps_emac1_TXD3          ; Missing drive strength and slew rate ;
; hps_uart1_TX            ; Missing drive strength and slew rate ;
; pcie_npor_pin_perst     ; Incomplete set of assignments        ;
; AD4020_EN               ; Missing drive strength and slew rate ;
; AD5791_EN               ; Missing drive strength and slew rate ;
; HSA_IN_EN_N             ; Missing drive strength and slew rate ;
; HSA_OUT_L_CLR_N         ; Missing drive strength and slew rate ;
; HSA_OUT_R_CLR_N         ; Missing drive strength and slew rate ;
; HSA_OUT_L_RESET_N       ; Missing drive strength and slew rate ;
; HSA_OUT_R_RESET_N       ; Missing drive strength and slew rate ;
; HDPHN_PWR_OFF_N         ; Missing drive strength and slew rate ;
; EEPROM_WP               ; Missing drive strength and slew rate ;
; FPGA_RESET              ; Missing drive strength and slew rate ;
; FULL_SPEED_N            ; Missing drive strength and slew rate ;
; MSATA_PWR_EN            ; Missing drive strength and slew rate ;
; AD7768_CS_N             ; Missing drive strength and slew rate ;
; AD7768_DCLK             ; Missing drive strength and slew rate ;
; AD7768_EN               ; Missing drive strength and slew rate ;
; AD7768_MCLK             ; Missing drive strength and slew rate ;
; AD7768_RESET_N          ; Missing drive strength and slew rate ;
; AD7768_SDI              ; Missing drive strength and slew rate ;
; AD7768_SPI_SCK          ; Missing drive strength and slew rate ;
; AD7768_SYNC_IN          ; Missing drive strength and slew rate ;
; AD1939_PWR_EN           ; Missing drive strength and slew rate ;
; AA_12V0_EN[0]           ; Incomplete set of assignments        ;
; AA_12V0_EN[1]           ; Incomplete set of assignments        ;
; AA_12V0_EN[2]           ; Incomplete set of assignments        ;
; AA_12V0_EN[3]           ; Incomplete set of assignments        ;
; AA_BANK_EN[0]           ; Missing drive strength and slew rate ;
; AA_BANK_EN[1]           ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[0]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[1]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[2]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[3]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[4]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[5]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[6]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[7]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[8]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[9]         ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[10]        ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[11]        ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[12]        ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[13]        ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[14]        ; Missing drive strength and slew rate ;
; AA_LVDS_EN_N[15]        ; Missing drive strength and slew rate ;
; DB25_PWR_EN             ; Missing drive strength and slew rate ;
; FPGA_TX                 ; Missing drive strength and slew rate ;
; hps_sdio_CLK            ; Missing drive strength and slew rate ;
; hps_usb1_STP            ; Missing drive strength and slew rate ;
; PGA2505_CS_N            ; Missing drive strength and slew rate ;
; AD1939_CS_N             ; Missing drive strength and slew rate ;
; AD1939_RST_CODEC_N      ; Missing drive strength and slew rate ;
; AD1939_SPI_MOSI         ; Missing drive strength and slew rate ;
; AD1939_SPI_SCK          ; Missing drive strength and slew rate ;
; I2C_SCL                 ; Missing drive strength and slew rate ;
; I2C_SDA                 ; Missing drive strength and slew rate ;
; DB25_GPIO[0]            ; Missing drive strength and slew rate ;
; DB25_GPIO[1]            ; Missing drive strength and slew rate ;
; DB25_GPIO[2]            ; Missing drive strength and slew rate ;
; DB25_GPIO[3]            ; Missing drive strength and slew rate ;
; DB25_GPIO[4]            ; Missing drive strength and slew rate ;
; DB25_GPIO[5]            ; Missing drive strength and slew rate ;
; DB25_GPIO[6]            ; Missing drive strength and slew rate ;
; DB25_GPIO[7]            ; Missing drive strength and slew rate ;
; DB25_GPIO[8]            ; Missing drive strength and slew rate ;
; DB25_GPIO[9]            ; Missing drive strength and slew rate ;
; DB25_GPIO[10]           ; Missing drive strength and slew rate ;
; DB25_GPIO[11]           ; Missing drive strength and slew rate ;
; DB25_GPIO[12]           ; Missing drive strength and slew rate ;
; DB25_GPIO[13]           ; Missing drive strength and slew rate ;
; DB25_GPIO[14]           ; Missing drive strength and slew rate ;
; DB25_GPIO[15]           ; Missing drive strength and slew rate ;
; DB25_GPIO[16]           ; Missing drive strength and slew rate ;
; DB25_GPIO[17]           ; Missing drive strength and slew rate ;
; P3_GPIO[0]              ; Missing drive strength and slew rate ;
; P3_GPIO[1]              ; Missing drive strength and slew rate ;
; P3_GPIO[2]              ; Missing drive strength and slew rate ;
; P3_GPIO[3]              ; Missing drive strength and slew rate ;
; hps_emac1_MDIO          ; Missing drive strength and slew rate ;
; hps_gpio2_GPIO6         ; Missing drive strength and slew rate ;
; hps_gpio2_GPIO8         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO0          ; Missing drive strength and slew rate ;
; hps_gpio_GPIO1          ; Missing drive strength and slew rate ;
; hps_gpio_GPIO6          ; Missing drive strength and slew rate ;
; hps_gpio_GPIO11         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO12         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO13         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO14         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO15         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO16         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO17         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO18         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO19         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO20         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO21         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO22         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO23         ; Missing drive strength and slew rate ;
; hps_i2c0_SCL            ; Missing drive strength and slew rate ;
; hps_i2c0_SDA            ; Missing drive strength and slew rate ;
; HDPHN_I2C_SCL           ; Missing drive strength and slew rate ;
; HDPHN_I2C_SDA           ; Missing drive strength and slew rate ;
; hps_sdio_CMD            ; Missing drive strength and slew rate ;
; hps_sdio_D0             ; Missing drive strength and slew rate ;
; hps_sdio_D1             ; Missing drive strength and slew rate ;
; hps_sdio_D2             ; Missing drive strength and slew rate ;
; hps_sdio_D3             ; Missing drive strength and slew rate ;
; hps_usb1_D0             ; Missing drive strength and slew rate ;
; hps_usb1_D1             ; Missing drive strength and slew rate ;
; hps_usb1_D2             ; Missing drive strength and slew rate ;
; hps_usb1_D3             ; Missing drive strength and slew rate ;
; hps_usb1_D4             ; Missing drive strength and slew rate ;
; hps_usb1_D5             ; Missing drive strength and slew rate ;
; hps_usb1_D6             ; Missing drive strength and slew rate ;
; hps_usb1_D7             ; Missing drive strength and slew rate ;
; MSATA_A(n)              ; Incomplete set of assignments        ;
; MSATA_B(n)              ; Incomplete set of assignments        ;
; clk_200(n)              ; Incomplete set of assignments        ;
; ddr_ref_clk_i(n)        ; Incomplete set of assignments        ;
; pcie_npor_pin_perst     ; Missing location assignment          ;
+-------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst                            ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_3E                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 7780000 to 4210000 Hz                                                                                                                                                                                                                                                   ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 3336 ps                                                                                                                                                                                                                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 834 ps                                                                                                                                                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; emif                                                                                                                                                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 150.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 325.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                       ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                                ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                                ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate                 ;
;     -- PLL Output Counter 0                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 3336 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 104 ps                                                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 4                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 1                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 1668 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 104 ps                                                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 2                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 2                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 3336 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 104 ps                                                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 4                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 3                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 6672 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 8                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 4                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 6672 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 8                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 5                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 10008 ps                                                                                                                                                                                                                                                                ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 12                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|iopll_inst                                                                                                                                         ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_2A                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 1390000 to 670000 Hz                                                                                                                                                                                                                                                    ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 25.0 MHz                                                                                                                                                                                                                                                                ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 800.0 MHz                                                                                                                                                                                                                                                               ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; direct                                                                                                                                                                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 18.750000 MHz                                                                                                                                                                                                                                                           ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 50.000000 MHz                                                                                                                                                                                                                                                           ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 32                                                                                                                                                                                                                                                                      ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_ioclkin_0                                                                                                                                                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_ioclkin_0                                                                                                                                                                                                                                               ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; fpga_clk_i~input                                                                                                                                                                                                                                                        ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                     ;
;     -- PLL Output Counter 0                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 100.0 MHz                                                                                                                                                                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 8                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 1                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 26.666667 MHz                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 30                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 2                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 20.0 MHz                                                                                                                                                                                                                                                                ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 40                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|iopll_inst                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_3A                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 880000 to 510000 Hz                                                                                                                                                                                                                                                     ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 12.288 MHz                                                                                                                                                                                                                                                              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 1081.344 MHz                                                                                                                                                                                                                                                            ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; direct                                                                                                                                                                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 10.000000 MHz                                                                                                                                                                                                                                                           ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 18.181818 MHz                                                                                                                                                                                                                                                           ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 88                                                                                                                                                                                                                                                                      ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_ioclkin_0                                                                                                                                                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_ioclkin_0                                                                                                                                                                                                                                               ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; AD1939_MCLK~input                                                                                                                                                                                                                                                       ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                     ;
;     -- PLL Output Counter 0                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 98.304 MHz                                                                                                                                                                                                                                                              ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; On                                                                                                                                                                                                                                                                      ;
;             -- C Counter                                                                                                                                                                                                                                          ; 11                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 1                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 33.792 MHz                                                                                                                                                                                                                                                              ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 32                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 2                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 67.584 MHz                                                                                                                                                                                                                                                              ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 16                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 3                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 37.287724 MHz                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; On                                                                                                                                                                                                                                                                      ;
;             -- C Counter                                                                                                                                                                                                                                          ; 29                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 4                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 67.584 MHz                                                                                                                                                                                                                                                              ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 16                                                                                                                                                                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst            ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_2K                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 7780000 to 4210000 Hz                                                                                                                                                                                                                                                   ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 3336 ps                                                                                                                                                                                                                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 834 ps                                                                                                                                                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; emif                                                                                                                                                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 150.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 325.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                       ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                                ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                                ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk           ;
;     -- PLL Output Counter 0                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 1668 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 104 ps                                                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 2                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 1                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 1668 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 104 ps                                                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 2                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 2                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 1668 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 104 ps                                                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 2                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 3                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 6672 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 8                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                           ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Output Counter 4                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                                                                                                                                             ; 6672 ps                                                                                                                                                                                                                                                                 ;
;             -- Duty Cycle                                                                                                                                                                                                                                         ; 50                                                                                                                                                                                                                                                                      ;
;             -- Phase Shift                                                                                                                                                                                                                                        ; 0 ps                                                                                                                                                                                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                     ;
;             -- C Counter                                                                                                                                                                                                                                          ; 8                                                                                                                                                                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                              ; 0                                                                                                                                                                                                                                                                       ;
;             -- C Counter PRST                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                       ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate                 ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_3D                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 7780000 to 4210000 Hz                                                                                                                                                                                                                                                   ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 3336 ps                                                                                                                                                                                                                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 834 ps                                                                                                                                                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; emif                                                                                                                                                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 150.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 325.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                       ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                                ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                                ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                           ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1               ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_3F                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 7780000 to 4210000 Hz                                                                                                                                                                                                                                                   ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 3336 ps                                                                                                                                                                                                                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 834 ps                                                                                                                                                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; emif                                                                                                                                                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 150.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 325.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                       ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                                ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                                ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate_3               ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate ;                                                                                                                                                                                                                                                                         ;
;     -- PLL Location                                                                                                                                                                                                                                               ; IOPLL_2J                                                                                                                                                                                                                                                                ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                    ; 7780000 to 4210000 Hz                                                                                                                                                                                                                                                   ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                  ; 3336 ps                                                                                                                                                                                                                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                          ; 834 ps                                                                                                                                                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                         ; emif                                                                                                                                                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                          ; 150.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                          ; 325.000000 MHz                                                                                                                                                                                                                                                          ;
;     -- PLL Enable                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                      ;
;     -- M Counter                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                       ;
;     -- N Counter                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                       ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                 ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                                ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                 ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                                ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                     ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                     ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                              ; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate ;
;                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                                      ; Library Name                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+
; |Audioblade                                                                                                                                               ; 10595.5 (55.0)       ; 11692.0 (48.5)                   ; 1557.5 (1.5)                                      ; 461.0 (8.0)                      ; 0.0 (0.0)            ; 5722 (83)           ; 19887 (68)                ; 0 (0)         ; 537280            ; 51    ; 0          ; 422  ; 0            ; |Audioblade                                                                                                                                                                                                                                                                                                                                                                                      ; Audioblade                                                       ; work                                                           ;
;    |audioblade_system:i0|                                                                                                                                 ; 10540.5 (0.0)        ; 11643.5 (0.0)                    ; 1556.0 (0.0)                                      ; 453.0 (0.0)                      ; 0.0 (0.0)            ; 5639 (0)            ; 19819 (0)                 ; 0 (0)         ; 537280            ; 51    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0                                                                                                                                                                                                                                                                                                                                                                 ; audioblade_system                                                ; audioblade_system                                              ;
;       |AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|                                                                                            ; 96.8 (15.5)          ; 118.0 (47.5)                     ; 43.7 (36.7)                                       ; 22.5 (4.6)                       ; 0.0 (0.0)            ; 50 (12)             ; 279 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0                                                                                                                                                                                                                                                                                                          ; AD1939_hps_audio_blade                                           ; audioblade_system_fe_qsys_ad1939_audio_blade_v1_10             ;
;          |Parallel2Serial_32bits:P2S_DAC1_left|                                                                                                           ; 19.8 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left                                                                                                                                                                                                                                                                     ; Parallel2Serial_32bits                                           ; audioblade_system_fe_qsys_ad1939_audio_blade_v1_10             ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                         ; 19.8 (19.8)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 12 (12)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                 ; lpm_shiftreg                                                     ; work                                                           ;
;          |Parallel2Serial_32bits:P2S_DAC1_right|                                                                                                          ; 18.9 (0.0)           ; 16.2 (0.0)                       ; 0.5 (0.0)                                         ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right                                                                                                                                                                                                                                                                    ; Parallel2Serial_32bits                                           ; audioblade_system_fe_qsys_ad1939_audio_blade_v1_10             ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                         ; 18.9 (18.9)          ; 16.2 (16.2)                      ; 0.5 (0.5)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                ; lpm_shiftreg                                                     ; work                                                           ;
;          |Parallel2Serial_32bits:P2S_DAC2_left|                                                                                                           ; 16.3 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left                                                                                                                                                                                                                                                                     ; Parallel2Serial_32bits                                           ; audioblade_system_fe_qsys_ad1939_audio_blade_v1_10             ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                         ; 16.3 (16.3)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                 ; lpm_shiftreg                                                     ; work                                                           ;
;          |Parallel2Serial_32bits:P2S_DAC2_right|                                                                                                          ; 18.4 (0.0)           ; 14.4 (0.0)                       ; 0.0 (0.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right                                                                                                                                                                                                                                                                    ; Parallel2Serial_32bits                                           ; audioblade_system_fe_qsys_ad1939_audio_blade_v1_10             ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                         ; 18.4 (18.4)          ; 14.4 (14.4)                      ; 0.0 (0.0)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                ; lpm_shiftreg                                                     ; work                                                           ;
;          |Serial2Parallel_32bits:S2P_ADC2|                                                                                                                ; 6.8 (0.0)            ; 7.5 (0.0)                        ; 7.1 (0.0)                                         ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2                                                                                                                                                                                                                                                                          ; Serial2Parallel_32bits                                           ; audioblade_system_fe_qsys_ad1939_audio_blade_v1_10             ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                         ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 7.1 (7.1)                                         ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                      ; lpm_shiftreg                                                     ; work                                                           ;
;       |FE_AD4020_v1:fe_ad4020_left|                                                                                                                       ; 112.5 (81.0)         ; 115.0 (81.2)                     ; 7.0 (1.5)                                         ; 4.5 (1.3)                        ; 0.0 (0.0)            ; 193 (143)           ; 148 (93)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left                                                                                                                                                                                                                                                                                                                                     ; FE_AD4020_v1                                                     ; audioblade_system_fe_ad4020_10                                 ;
;          |spi_commands:spi_AD4020|                                                                                                                        ; 31.5 (4.8)           ; 33.8 (5.2)                       ; 5.5 (0.5)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 50 (9)              ; 55 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020                                                                                                                                                                                                                                                                                                             ; spi_commands                                                     ; audioblade_system_fe_ad4020_10                                 ;
;             |spi_abstract:spi_slave|                                                                                                                      ; 26.8 (26.8)          ; 28.5 (28.5)                      ; 5.0 (5.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave                                                                                                                                                                                                                                                                                      ; spi_abstract                                                     ; audioblade_system_fe_ad4020_10                                 ;
;       |FE_AD4020_v1:fe_ad4020_right|                                                                                                                      ; 107.0 (77.4)         ; 110.5 (78.3)                     ; 4.5 (1.0)                                         ; 1.0 (0.1)                        ; 0.0 (0.0)            ; 188 (139)           ; 148 (93)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right                                                                                                                                                                                                                                                                                                                                    ; FE_AD4020_v1                                                     ; audioblade_system_fe_ad4020_10                                 ;
;          |spi_commands:spi_AD4020|                                                                                                                        ; 29.6 (4.7)           ; 32.2 (4.7)                       ; 3.5 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 49 (9)              ; 55 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020                                                                                                                                                                                                                                                                                                            ; spi_commands                                                     ; audioblade_system_fe_ad4020_10                                 ;
;             |spi_abstract:spi_slave|                                                                                                                      ; 24.9 (24.9)          ; 27.5 (27.5)                      ; 3.6 (3.6)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 40 (40)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave                                                                                                                                                                                                                                                                                     ; spi_abstract                                                     ; audioblade_system_fe_ad4020_10                                 ;
;       |FE_AD5791_v1:fe_ad5791_v1_left|                                                                                                                    ; 48.3 (7.9)           ; 57.0 (7.5)                       ; 10.2 (0.0)                                        ; 1.5 (0.4)                        ; 0.0 (0.0)            ; 73 (13)             ; 89 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left                                                                                                                                                                                                                                                                                                                                  ; FE_AD5791_v1                                                     ; audioblade_system_fe_ad5791_v1_10                              ;
;          |spi_clk_delay:spi_delay|                                                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_clk_delay:spi_delay                                                                                                                                                                                                                                                                                                          ; spi_clk_delay                                                    ; audioblade_system_fe_ad4020_10                                 ;
;          |spi_commands:spi_AD5791|                                                                                                                        ; 40.1 (4.3)           ; 49.2 (6.5)                       ; 10.2 (2.5)                                        ; 1.0 (0.3)                        ; 0.0 (0.0)            ; 60 (7)              ; 75 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791                                                                                                                                                                                                                                                                                                          ; spi_commands                                                     ; audioblade_system_fe_ad4020_10                                 ;
;             |spi_abstract:spi_slave|                                                                                                                      ; 35.8 (35.8)          ; 42.7 (42.7)                      ; 7.7 (7.7)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 53 (53)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave                                                                                                                                                                                                                                                                                   ; spi_abstract                                                     ; audioblade_system_fe_ad4020_10                                 ;
;       |FE_AD5791_v1:fe_ad5791_v1_right|                                                                                                                   ; 48.5 (7.9)           ; 58.0 (7.7)                       ; 12.5 (0.2)                                        ; 3.0 (0.4)                        ; 0.0 (0.0)            ; 70 (13)             ; 87 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right                                                                                                                                                                                                                                                                                                                                 ; FE_AD5791_v1                                                     ; audioblade_system_fe_ad5791_v1_10                              ;
;          |spi_commands:spi_AD5791|                                                                                                                        ; 40.6 (4.1)           ; 50.3 (7.8)                       ; 12.3 (3.8)                                        ; 2.6 (0.1)                        ; 0.0 (0.0)            ; 57 (7)              ; 74 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791                                                                                                                                                                                                                                                                                                         ; spi_commands                                                     ; audioblade_system_fe_ad4020_10                                 ;
;             |spi_abstract:spi_slave|                                                                                                                      ; 36.5 (36.5)          ; 42.5 (42.5)                      ; 8.5 (8.5)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 50 (50)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave                                                                                                                                                                                                                                                                                  ; spi_abstract                                                     ; audioblade_system_fe_ad4020_10                                 ;
;       |FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|                                                                           ; 41.5 (41.5)          ; 45.0 (45.0)                      ; 7.0 (7.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 59 (59)             ; 71 (71)                   ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1                                                                                                                                                                                                                                                                                         ; FE_FPGA_Microphone_Encoder_Decoder                               ; audioblade_system_fe_fpga_microphone_encoder_decoder_10        ;
;          |altsyncram:mic_data_r_rtl_0|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                                                       ; work                                                           ;
;             |altsyncram_d0t1:auto_generated|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0|altsyncram_d0t1:auto_generated                                                                                                                                                                                                                              ; altsyncram_d0t1                                                  ; work                                                           ;
;       |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                                                 ; 91.4 (14.6)          ; 117.5 (14.2)                     ; 30.7 (0.0)                                        ; 4.5 (0.5)                        ; 0.0 (0.0)            ; 155 (26)            ; 157 (11)                  ; 0 (0)         ; 143744            ; 29    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_clock_crossing_bridge                           ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                                                 ; 37.5 (33.5)          ; 54.3 (41.2)                      ; 17.8 (8.0)                                        ; 1.0 (0.3)                        ; 0.0 (0.0)            ; 65 (65)             ; 68 (36)                   ; 0 (0)         ; 78208             ; 16    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                                            ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                              ; 1.9 (0.0)            ; 6.4 (0.0)                        ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle                                ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                                  ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                                  ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                                  ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                                  ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[7].u|                                                                                                  ; -0.5 (-0.5)          ; 0.8 (0.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                             ; 2.1 (0.0)            ; 6.8 (0.0)                        ; 5.3 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle                                ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                                  ; 0.7 (0.7)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                                  ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                                  ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                                  ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                                  ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                                  ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                                  ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[7].u|                                                                                                  ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;             |altsyncram:mem_rtl_0|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 78208             ; 16    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                                       ; work                                                           ;
;                |altsyncram_85j1:auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 78208             ; 16    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated                                                                                                                                                                                                            ; altsyncram_85j1                                                  ; work                                                           ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                                                 ; 38.8 (34.5)          ; 49.0 (36.9)                      ; 13.3 (5.5)                                        ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 64 (64)             ; 78 (46)                   ; 0 (0)         ; 65536             ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                                            ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                              ; 2.8 (0.0)            ; 7.0 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle                                ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                                  ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                                  ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                                  ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[7].u|                                                                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                             ; 1.5 (0.0)            ; 5.1 (0.0)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle                                ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                                  ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                                  ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                                  ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                                  ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;                |altera_std_synchronizer_nocut:sync[7].u|                                                                                                  ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_mm_clock_crossing_bridge_180   ;
;             |altsyncram:mem_rtl_0|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                                       ; work                                                           ;
;                |altsyncram_75j1:auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated                                                                                                                                                                                                            ; altsyncram_75j1                                                  ; work                                                           ;
;       |audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|                                                                                    ; 744.1 (0.0)          ; 1462.7 (0.0)                     ; 822.0 (0.0)                                       ; 103.3 (0.0)                      ; 0.0 (0.0)            ; 968 (0)             ; 2263 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0                                                                                                                                                                                                                                                                                                  ; audioblade_system_altera_arria10_hps_180_zmlrihi                 ; audioblade_system_altera_arria10_hps_180                       ;
;          |audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io                                                                                                                                                                                                                                       ; audioblade_system_altera_arria10_hps_io_180_of6hmti              ; audioblade_system_altera_arria10_hps_io_180                    ;
;             |audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border                                                                                                                                                               ; audioblade_system_altera_arria10_interface_generator_140_62dhioi ; audioblade_system_altera_arria10_interface_generator_140       ;
;          |audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|                                                               ; 744.1 (0.0)          ; 1462.7 (0.0)                     ; 822.0 (0.0)                                       ; 103.3 (0.0)                      ; 0.0 (0.0)            ; 968 (0)             ; 2263 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces                                                                                                                                                                                                                 ; audioblade_system_altera_arria10_interface_generator_140_hnufizi ; audioblade_system_altera_arria10_interface_generator_140       ;
;             |a10_hps_emif_interface:emif_interface|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|a10_hps_emif_interface:emif_interface                                                                                                                                                                           ; a10_hps_emif_interface                                           ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |hps_emif_interface_to_ddr:inst|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|a10_hps_emif_interface:emif_interface|hps_emif_interface_to_ddr:inst                                                                                                                                            ; hps_emif_interface_to_ddr                                        ; audioblade_system_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_interface_fpga2hps:fpga2hps|                                                                                                 ; 130.0 (0.0)          ; 128.5 (0.0)                      ; 3.0 (0.0)                                         ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 251 (0)             ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps                                                                                                                                                                     ; twentynm_hps_rl_interface_fpga2hps                               ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:ar_ar_user|                                                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_ar_user                                                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:ar_cache_alen|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_cache_alen                                                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:ar_id_alen|                                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_id_alen                                                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:ar_len_alen|                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_len_alen                                                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:araddr_alen|                                                                                                                      ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:araddr_alen                                                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:aw_ar_user|                                                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_ar_user                                                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:aw_cache_alen|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_cache_alen                                                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:aw_id_alen|                                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_id_alen                                                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:aw_len_alen|                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_len_alen                                                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:awaddr_alen|                                                                                                                      ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:awaddr_alen                                                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:w_id_alen|                                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:w_id_alen                                                                                                                                                   ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:wdata_alen|                                                                                                                       ; 64.0 (64.0)          ; 64.0 (64.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:wdata_alen                                                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |f2s_rl_adp:f2s_rl_adp_inst|                                                                                                               ; 15.0 (2.7)           ; 13.5 (3.2)                       ; 3.0 (2.0)                                         ; 4.5 (1.4)                        ; 0.0 (0.0)            ; 21 (0)              ; 27 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst                                                                                                                                          ; f2s_rl_adp                                                       ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_ar|                                                                                                               ; 1.6 (1.6)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                                                                  ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_aw|                                                                                                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                                                                  ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_b|                                                                                                                ; 4.5 (4.5)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_r|                                                                                                                ; 3.7 (3.7)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_w|                                                                                                                ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_interface_hps2fpga:hps2fpga|                                                                                                 ; 314.9 (0.0)          ; 876.3 (0.0)                      ; 631.1 (0.0)                                       ; 69.8 (0.0)                       ; 0.0 (0.0)            ; 270 (0)             ; 1630 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga                                                                                                                                                                     ; twentynm_hps_rl_interface_hps2fpga                               ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:b_id_alen|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:b_id_alen                                                                                                                                                   ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:r_id_alen|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:r_id_alen                                                                                                                                                   ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:rdata_alen|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:rdata_alen                                                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |s2f_rl_adp:s2f_rl_adp_ins|                                                                                                                ; 314.9 (81.1)         ; 876.3 (169.8)                    ; 631.1 (103.6)                                     ; 69.8 (14.9)                      ; 0.0 (0.0)            ; 270 (0)             ; 1630 (402)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins                                                                                                                                           ; s2f_rl_adp                                                       ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_ar|                                                                                                               ; 49.6 (49.6)          ; 114.9 (114.9)                    ; 78.8 (78.8)                                       ; 13.5 (13.5)                      ; 0.0 (0.0)            ; 56 (56)             ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar                                                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_aw|                                                                                                               ; 34.1 (34.1)          ; 88.9 (88.9)                      ; 58.2 (58.2)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 34 (34)             ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw                                                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_b|                                                                                                                ; 4.8 (4.8)            ; 7.5 (7.5)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b                                                                                                                    ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_r|                                                                                                                ; 7.4 (7.4)            ; 120.2 (120.2)                    ; 116.6 (116.6)                                     ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 8 (8)               ; 271 (271)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r                                                                                                                    ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_w|                                                                                                                ; 138.1 (138.1)        ; 375.0 (375.0)                    ; 271.1 (271.1)                                     ; 34.1 (34.1)                      ; 0.0 (0.0)            ; 160 (160)           ; 590 (590)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w                                                                                                                    ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|                                                                       ; 151.6 (0.0)          ; 311.0 (0.0)                      ; 185.4 (0.0)                                       ; 26.0 (0.0)                       ; 0.0 (0.0)            ; 158 (0)             ; 580 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight                                                                                                                                           ; twentynm_hps_rl_interface_hps2fpga_light_weight                  ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:b_id_alen|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen                                                                                                                         ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:r_id_alen|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen                                                                                                                         ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |alentar:rdata_alen|                                                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen                                                                                                                        ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |s2f_rl_adp:s2f_rl_adp_inst|                                                                                                               ; 143.6 (17.3)         ; 303.0 (51.0)                     ; 185.4 (37.3)                                      ; 26.0 (3.6)                       ; 0.0 (0.0)            ; 142 (0)             ; 580 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst                                                                                                                ; s2f_rl_adp                                                       ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_ar|                                                                                                               ; 49.2 (49.2)          ; 90.9 (90.9)                      ; 49.6 (49.6)                                       ; 7.9 (7.9)                        ; 0.0 (0.0)            ; 53 (53)             ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar                                                                                        ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_aw|                                                                                                               ; 34.2 (34.2)          ; 75.3 (75.3)                      ; 48.6 (48.6)                                       ; 7.4 (7.4)                        ; 0.0 (0.0)            ; 31 (31)             ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw                                                                                        ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_b|                                                                                                                ; 4.9 (4.9)            ; 8.4 (8.4)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b                                                                                         ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_r|                                                                                                                ; 10.0 (10.0)          ; 19.6 (19.6)                      ; 10.3 (10.3)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 9 (9)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r                                                                                         ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_w|                                                                                                                ; 28.1 (28.1)          ; 57.8 (57.8)                      ; 36.1 (36.1)                                       ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 36 (36)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w                                                                                         ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_mode2_fpga2sdram:f2sdram|                                                                                                    ; 147.5 (0.0)          ; 147.0 (0.0)                      ; 2.5 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 289 (0)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram                                                                                                                                                                        ; twentynm_hps_rl_mode2_fpga2sdram                                 ; audioblade_system_altera_arria10_interface_generator_140       ;
;                |f2s_rl_delay_adp:f2s_rl_adp_inst_0|                                                                                                       ; 147.5 (0.0)          ; 147.0 (0.0)                      ; 2.5 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 289 (0)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0                                                                                                                                     ; f2s_rl_delay_adp                                                 ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:_w_valid_alen|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_ar_user|                                                                                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_burst_alen|                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_cache_alen|                                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_id_alen|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_len_alen|                                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_lock_alen|                                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_prot_alen|                                                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_size_alen|                                                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_valid_alen|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:araddr_alen|                                                                                                                   ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_ar_user|                                                                                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_burst_alen|                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_cache_alen|                                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_id_alen|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_len_alen|                                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_lock_alen|                                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_prot_alen|                                                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_size_alen|                                                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_valid_alen|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen                                                                                                               ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:awaddr_alen|                                                                                                                   ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:b_ready_alen|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:r_ready_alen|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen                                                                                                                ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:w_id_alen|                                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen                                                                                                                   ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:w_last_alen|                                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:w_strb_alen|                                                                                                                   ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen                                                                                                                 ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |alentar:wdata_alen|                                                                                                                    ; 64.0 (64.0)          ; 64.0 (64.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen                                                                                                                  ; alentar                                                          ; audioblade_system_altera_arria10_interface_generator_140       ;
;                   |f2s_rl_adp:f2s_rl_adp_inst|                                                                                                            ; 13.5 (2.6)           ; 13.0 (2.9)                       ; 2.5 (1.8)                                         ; 3.0 (1.5)                        ; 0.0 (0.0)            ; 21 (0)              ; 26 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst                                                                                                          ; f2s_rl_adp                                                       ; audioblade_system_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_ar|                                                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                                  ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_aw|                                                                                                            ; 2.6 (2.6)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                                  ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_b|                                                                                                             ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_r|                                                                                                             ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_w|                                                                                                             ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                                   ; full_reg_slice                                                   ; audioblade_system_altera_arria10_interface_generator_140       ;
;       |audioblade_system_altera_emif_180_hqphmvy:emif_0|                                                                                                  ; 50.1 (0.0)           ; 69.0 (0.0)                       ; 28.3 (0.0)                                        ; 9.3 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 141 (0)                   ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0                                                                                                                                                                                                                                                                                                                ; audioblade_system_altera_emif_180_hqphmvy                        ; audioblade_system_altera_emif_180                              ;
;          |audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|                                                                                         ; 18.6 (0.0)           ; 14.0 (0.0)                       ; 4.3 (0.0)                                         ; 8.8 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch                                                                                                                                                                                                                                                         ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi                ; audioblade_system_altera_emif_arch_nf_180                      ;
;             |audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|                                                                             ; 18.6 (0.0)           ; 14.0 (0.0)                       ; 4.3 (0.0)                                         ; 8.8 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst                                                                                                                                                                                         ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top            ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_bufs:bufs_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst                                                                                                                                                      ; altera_emif_arch_nf_bufs                                         ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[5].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[5].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[6].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[6].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[7].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[7].b                                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[4].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[4].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[5].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[5].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[6].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[6].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[7].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[7].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[32].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[32].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[33].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[33].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[34].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[34].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[35].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[35].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[36].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[36].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[37].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[37].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[38].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[38].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[39].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[39].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[40].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[40].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[41].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[41].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[42].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[42].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[43].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[43].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[44].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[44].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[45].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[45].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[46].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[46].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[47].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[47].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[48].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[48].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[49].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[49].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[50].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[50].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[51].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[51].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[52].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[52].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[53].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[53].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[54].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[54].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[55].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[55].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[56].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[56].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[57].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[57].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[58].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[58].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[59].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[59].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[60].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[60].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[61].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[61].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[62].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[62].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[63].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[63].b                                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b                                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b                                                                                               ; altera_emif_arch_nf_buf_udir_df_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b                                                                                          ; altera_emif_arch_nf_buf_udir_se_i                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b                                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b                                                                                            ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b                                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b                                                                                          ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|                                                                           ; 18.6 (18.6)          ; 14.0 (14.0)                      ; 4.3 (4.3)                                         ; 8.8 (8.8)                        ; 0.0 (0.0)            ; 19 (19)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst                                                                                                                          ; altera_emif_arch_nf_core_clks_rsts                               ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst                                                                                                                                    ; altera_emif_arch_nf_io_tiles_wrap                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_io_tiles:io_tiles_inst|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst                                                                                         ; altera_emif_arch_nf_io_tiles                                     ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_oct:oct_inst|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst                                                                                                                                                        ; altera_emif_arch_nf_oct                                          ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_pll:pll_inst|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst                                                                                                                                                        ; altera_emif_arch_nf_pll                                          ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux:io_aux_inst|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux:io_aux_inst                                                                                                                    ; audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux         ; audioblade_system_altera_emif_arch_nf_180                      ;
;          |audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|                                                                     ; 31.5 (0.0)           ; 55.0 (0.0)                       ; 24.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 109 (0)                   ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component                                                                                                                                                                                                                                     ; audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i           ; audioblade_system_altera_emif_cal_slave_nf_180                 ;
;             |altera_avalon_mm_bridge:ioaux_master_bridge|                                                                                                 ; 31.2 (31.2)          ; 53.0 (53.0)                      ; 22.3 (22.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 15 (15)             ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge                                                                                                                                                                                         ; altera_avalon_mm_bridge                                          ; audioblade_system_altera_avalon_mm_bridge_180                  ;
;             |altera_reset_controller:rst_controller|                                                                                                      ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_reset_controller:rst_controller                                                                                                                                                                                              ; altera_reset_controller                                          ; audioblade_system_altera_reset_controller_180                  ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                   ; altera_reset_synchronizer                                        ; audioblade_system_altera_reset_controller_180                  ;
;             |audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram                                                                                                                                                           ; audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y       ; audioblade_system_altera_avalon_onchip_memory2_180             ;
;                |altsyncram:the_altsyncram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram                                                                                                                                 ; altsyncram                                                       ; work                                                           ;
;                   |altsyncram_gcm1:auto_generated|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated                                                                                                  ; altsyncram_gcm1                                                  ; work                                                           ;
;             |audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0|                                                                      ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0                                                                                                                                                              ; audioblade_system_altera_mm_interconnect_180_l5dmrei             ; audioblade_system_altera_mm_interconnect_180                   ;
;                |altera_merlin_slave_translator:ioaux_soft_ram_s1_translator|                                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator                                                                                                  ; altera_merlin_slave_translator                                   ; audioblade_system_altera_merlin_slave_translator_180           ;
;       |audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0                                                                                                                                                                                                                                                                                                ; audioblade_system_altera_emif_a10_hps_180_ejzkfmy                ; audioblade_system_altera_emif_a10_hps_180                      ;
;          |audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch                                                                                                                                                                                                                                         ; audioblade_system_altera_emif_arch_nf_180_es4upsa                ; audioblade_system_altera_emif_arch_nf_180                      ;
;             |audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst                                                                                                                                                                         ; audioblade_system_altera_emif_arch_nf_180_es4upsa_top            ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_bufs:bufs_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst                                                                                                                                      ; altera_emif_arch_nf_bufs                                         ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b                                                                                ; altera_emif_arch_nf_buf_bdir_df                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[4].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[4].b                                                                              ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[32].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[32].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[33].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[33].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[34].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[34].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[35].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[35].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[36].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[36].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[37].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[37].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[38].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[38].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[39].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[39].b                                                                                ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b                                                                                 ; altera_emif_arch_nf_buf_bdir_se                                  ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b                                                                               ; altera_emif_arch_nf_buf_udir_df_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b                                                                          ; altera_emif_arch_nf_buf_udir_se_i                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b                                                                                ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b                                                                            ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b                                                                               ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b                                                                              ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b                                                                             ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b                                                                              ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b                                                                              ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b                                                                          ; altera_emif_arch_nf_buf_udir_se_o                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst                                                                                                                    ; altera_emif_arch_nf_io_tiles_wrap                                ; audioblade_system_altera_emif_arch_nf_180                      ;
;                   |altera_emif_arch_nf_io_tiles:io_tiles_inst|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst                                                                         ; altera_emif_arch_nf_io_tiles                                     ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_oct:oct_inst|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_oct:oct_inst                                                                                                                                        ; altera_emif_arch_nf_oct                                          ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |altera_emif_arch_nf_pll:pll_inst|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_pll:pll_inst                                                                                                                                        ; altera_emif_arch_nf_pll                                          ; audioblade_system_altera_emif_arch_nf_180                      ;
;                |audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux:io_aux_inst|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux:io_aux_inst                                                                                                    ; audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux         ; audioblade_system_altera_emif_arch_nf_180                      ;
;       |audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk                                                                                                                                                                                                                                                                                                ; audioblade_system_altera_iopll_180_bgd33sq                       ; audioblade_system_altera_iopll_180                             ;
;          |altera_iopll:altera_iopll_i|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i                                                                                                                                                                                                                                                                    ; altera_iopll                                                     ; work                                                           ;
;             |twentynm_iopll_ip:twentynm_pll|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll                                                                                                                                                                                                                                     ; twentynm_iopll_ip                                                ; work                                                           ;
;       |audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|                                                                            ; 818.8 (0.0)          ; 931.2 (0.0)                      ; 136.3 (0.0)                                       ; 23.8 (0.0)                       ; 0.0 (0.0)            ; 1247 (0)            ; 1381 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1                                                                                                                                                                                                                                                                                          ; audioblade_system_altera_mm_interconnect_180_2zdh4ci             ; audioblade_system_altera_mm_interconnect_180                   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                               ; 92.2 (0.0)           ; 125.9 (0.0)                      ; 47.4 (0.0)                                        ; 13.7 (0.0)                       ; 0.0 (0.0)            ; 5 (0)               ; 404 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 92.2 (91.8)          ; 125.9 (124.2)                    ; 47.4 (46.0)                                       ; 13.7 (13.7)                      ; 0.0 (0.0)            ; 5 (5)               ; 404 (400)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                           ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                           ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                           ; 33.4 (0.0)           ; 37.4 (0.0)                       ; 5.5 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 33.4 (32.8)          ; 37.4 (36.3)                      ; 5.5 (5.1)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 112 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                           ; 2.6 (0.0)            ; 6.1 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 2.6 (1.4)            ; 6.1 (4.8)                        ; 3.5 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                           ; 41.5 (0.0)           ; 97.0 (0.0)                       ; 58.5 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 272 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 41.5 (40.8)          ; 97.0 (95.7)                      ; 58.5 (57.8)                                       ; 3.0 (2.9)                        ; 0.0 (0.0)            ; 4 (4)               ; 272 (268)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|                                                                                 ; 101.0 (40.2)         ; 100.4 (39.8)                     ; 0.0 (0.0)                                         ; 0.6 (0.4)                        ; 0.0 (0.0)            ; 191 (88)            ; 44 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent                                                                                                                                                                                                                           ; altera_merlin_axi_master_ni                                      ; audioblade_system_altera_merlin_axi_master_ni_180              ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                       ; 60.1 (60.1)          ; 60.6 (60.6)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 103 (103)           ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                     ; altera_merlin_address_alignment                                  ; audioblade_system_altera_merlin_axi_master_ni_180              ;
;          |altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|                                                                                    ; 50.0 (9.4)           ; 51.2 (9.4)                       ; 2.7 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 76 (15)             ; 51 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent                                                                                                                                                                                                                              ; altera_merlin_axi_slave_ni                                       ; audioblade_system_altera_merlin_axi_slave_ni_180               ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                                         ; 8.8 (8.8)            ; 10.5 (10.5)                      ; 2.5 (2.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_merlin_axi_slave_ni_180               ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                                        ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                         ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_merlin_axi_slave_ni_180               ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                                             ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                                  ; audioblade_system_altera_merlin_axi_slave_ni_180               ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                                    ; 29.6 (29.6)          ; 28.8 (28.8)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 53 (53)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                     ; altera_merlin_burst_uncompressor                                 ; audioblade_system_altera_merlin_axi_slave_ni_180               ;
;          |altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|                                                                        ; 162.0 (0.0)          ; 170.7 (0.0)                      ; 8.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 285 (0)             ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                                      ; audioblade_system_altera_merlin_burst_adapter_180              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                             ; 162.0 (137.0)        ; 170.7 (147.8)                    ; 8.9 (11.1)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 285 (248)           ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                                 ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                                  ; 22.8 (13.8)          ; 22.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                                  ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                         ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                                         ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                                         ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;          |altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|                                                                        ; 155.2 (0.0)          ; 158.0 (0.0)                      ; 5.9 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 259 (0)             ; 158 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                                      ; audioblade_system_altera_merlin_burst_adapter_180              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                             ; 155.2 (136.2)        ; 158.0 (140.7)                    ; 5.9 (7.7)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 259 (225)           ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                                 ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                                  ; 17.3 (9.8)           ; 17.3 (9.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                                  ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                         ; 4.6 (0.0)            ; 4.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                                         ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                                         ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;          |altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|                                                                    ; 35.7 (35.7)          ; 37.5 (37.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                                      ; audioblade_system_altera_merlin_width_adapter_180              ;
;          |altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter|                                                                    ; 86.3 (86.3)          ; 86.9 (86.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 237 (237)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                                      ; audioblade_system_altera_merlin_width_adapter_180              ;
;          |altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|                                                                    ; 57.9 (57.9)          ; 60.2 (60.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (105)           ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                                      ; audioblade_system_altera_merlin_width_adapter_180              ;
;       |audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|                                                                            ; 323.4 (0.0)          ; 375.2 (0.0)                      ; 66.8 (0.0)                                        ; 15.0 (0.0)                       ; 0.0 (0.0)            ; 499 (0)             ; 495 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2                                                                                                                                                                                                                                                                                          ; audioblade_system_altera_mm_interconnect_180_alyigqi             ; audioblade_system_altera_mm_interconnect_180                   ;
;          |altera_avalon_sc_fifo:som_config_s1_agent_rdata_fifo|                                                                                           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:som_config_s1_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_avalon_sc_fifo_180                    ;
;          |altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo|                                                                                             ; 12.3 (12.3)          ; 14.5 (14.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_avalon_sc_fifo_180                    ;
;          |altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo|                                                                          ; 11.9 (11.9)          ; 17.2 (17.2)                      ; 6.5 (6.5)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_avalon_sc_fifo_180                    ;
;          |altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|                                                                            ; 14.0 (14.0)          ; 17.1 (17.1)                      ; 3.3 (3.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 19 (19)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_avalon_sc_fifo_180                    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                               ; 22.8 (0.0)           ; 32.0 (0.0)                       ; 13.6 (0.0)                                        ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 22.8 (22.1)          ; 32.0 (30.6)                      ; 13.6 (12.6)                                       ; 4.4 (4.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 90 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.9 (0.9)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                           ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                           ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                           ; 12.3 (0.0)           ; 17.2 (0.0)                       ; 8.3 (0.0)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 12.3 (9.9)           ; 17.2 (15.9)                      ; 8.3 (7.8)                                         ; 3.5 (1.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 1.7 (1.7)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                           ; 1.9 (0.0)            ; 7.8 (0.0)                        ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 1.9 (1.3)            ; 7.8 (6.6)                        ; 6.0 (5.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                           ; 14.5 (0.0)           ; 23.0 (0.0)                       ; 11.6 (0.0)                                        ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 14.5 (13.3)          ; 23.0 (21.5)                      ; 11.6 (10.8)                                       ; 3.1 (2.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|                                                                              ; 69.1 (22.0)          ; 69.1 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (48)            ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                                      ; audioblade_system_altera_merlin_axi_master_ni_180              ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                       ; 46.9 (46.9)          ; 47.1 (47.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                  ; altera_merlin_address_alignment                                  ; audioblade_system_altera_merlin_axi_master_ni_180              ;
;          |altera_merlin_burst_adapter:som_config_s1_burst_adapter|                                                                                        ; 27.4 (0.0)           ; 30.1 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                                      ; audioblade_system_altera_merlin_burst_adapter_180              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                             ; 27.4 (27.4)          ; 30.1 (30.1)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                                 ; audioblade_system_altera_merlin_burst_adapter_180              ;
;          |altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|                                                                       ; 45.0 (0.0)           ; 46.5 (0.0)                       ; 2.7 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                      ; audioblade_system_altera_merlin_burst_adapter_180              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                             ; 45.0 (44.7)          ; 46.5 (46.2)                      ; 2.7 (2.7)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 64 (63)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                 ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                                  ; audioblade_system_altera_merlin_burst_adapter_180              ;
;          |altera_merlin_slave_agent:som_config_s1_agent|                                                                                                  ; 15.6 (6.1)           ; 16.0 (6.2)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:som_config_s1_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                        ; audioblade_system_altera_merlin_slave_agent_180                ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                               ; 9.5 (9.5)            ; 9.8 (9.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:som_config_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                                 ; audioblade_system_altera_merlin_slave_agent_180                ;
;          |altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent|                                                                                 ; 15.2 (4.2)           ; 16.2 (4.9)                       ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                        ; audioblade_system_altera_merlin_slave_agent_180                ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                               ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                 ; audioblade_system_altera_merlin_slave_agent_180                ;
;          |altera_merlin_slave_translator:som_config_s1_translator|                                                                                        ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_translator:som_config_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                   ; audioblade_system_altera_merlin_slave_translator_180           ;
;          |altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator|                                                                       ; 2.7 (2.7)            ; 8.0 (8.0)                        ; 5.5 (5.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                   ; audioblade_system_altera_merlin_slave_translator_180           ;
;          |altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_rd_limiter|                                                                       ; 4.7 (4.7)            ; 4.6 (4.6)                        ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                                    ; audioblade_system_altera_merlin_traffic_limiter_180            ;
;          |altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter|                                                                       ; 6.1 (6.1)            ; 6.1 (6.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                                    ; audioblade_system_altera_merlin_traffic_limiter_180            ;
;          |audioblade_system_altera_merlin_demultiplexer_180_6w2neaq:rsp_demux|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_demultiplexer_180_6w2neaq:rsp_demux                                                                                                                                                                                                                      ; audioblade_system_altera_merlin_demultiplexer_180_6w2neaq        ; audioblade_system_altera_merlin_demultiplexer_180              ;
;          |audioblade_system_altera_merlin_demultiplexer_180_uoxykti:rsp_demux_001|                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_demultiplexer_180_uoxykti:rsp_demux_001                                                                                                                                                                                                                  ; audioblade_system_altera_merlin_demultiplexer_180_uoxykti        ; audioblade_system_altera_merlin_demultiplexer_180              ;
;          |audioblade_system_altera_merlin_demultiplexer_180_yxpioly:cmd_demux|                                                                            ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_demultiplexer_180_yxpioly:cmd_demux                                                                                                                                                                                                                      ; audioblade_system_altera_merlin_demultiplexer_180_yxpioly        ; audioblade_system_altera_merlin_demultiplexer_180              ;
;          |audioblade_system_altera_merlin_demultiplexer_180_yxpioly:cmd_demux_001|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_demultiplexer_180_yxpioly:cmd_demux_001                                                                                                                                                                                                                  ; audioblade_system_altera_merlin_demultiplexer_180_yxpioly        ; audioblade_system_altera_merlin_demultiplexer_180              ;
;          |audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux|                                                                                ; 14.3 (11.3)          ; 14.8 (11.7)                      ; 1.2 (1.1)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 41 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux                                                                                                                                                                                                                          ; audioblade_system_altera_merlin_multiplexer_180_aogbhry          ; audioblade_system_altera_merlin_multiplexer_180                ;
;             |altera_merlin_arbitrator:arb|                                                                                                                ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; altera_merlin_arbitrator                                         ; audioblade_system_altera_merlin_multiplexer_180                ;
;          |audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux_001|                                                                            ; 7.6 (5.3)            ; 8.2 (5.7)                        ; 0.6 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux_001                                                                                                                                                                                                                      ; audioblade_system_altera_merlin_multiplexer_180_aogbhry          ; audioblade_system_altera_merlin_multiplexer_180                ;
;             |altera_merlin_arbitrator:arb|                                                                                                                ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                         ; altera_merlin_arbitrator                                         ; audioblade_system_altera_merlin_multiplexer_180                ;
;          |audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux|                                                                                ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux                                                                                                                                                                                                                          ; audioblade_system_altera_merlin_multiplexer_180_n6zzczq          ; audioblade_system_altera_merlin_multiplexer_180                ;
;          |audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux_001|                                                                            ; 5.8 (5.8)            ; 6.1 (6.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux_001                                                                                                                                                                                                                      ; audioblade_system_altera_merlin_multiplexer_180_n6zzczq          ; audioblade_system_altera_merlin_multiplexer_180                ;
;          |audioblade_system_altera_merlin_router_180_az2o3ti:router|                                                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_router_180_az2o3ti:router                                                                                                                                                                                                                                ; audioblade_system_altera_merlin_router_180_az2o3ti               ; audioblade_system_altera_merlin_router_180                     ;
;          |audioblade_system_altera_merlin_router_180_az2o3ti:router_001|                                                                                  ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_router_180_az2o3ti:router_001                                                                                                                                                                                                                            ; audioblade_system_altera_merlin_router_180_az2o3ti               ; audioblade_system_altera_merlin_router_180                     ;
;       |audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|                                                                            ; 7830.4 (0.0)         ; 7937.1 (0.0)                     ; 363.0 (0.0)                                       ; 256.3 (0.0)                      ; 0.0 (0.0)            ; 1758 (0)            ; 14432 (0)                 ; 0 (0)         ; 262144            ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0                                                                                                                                                                                                                                                                                          ; audioblade_system_altera_mm_interconnect_180_d4sniia             ; audioblade_system_altera_mm_interconnect_180                   ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|                                                                           ; 26.6 (26.6)          ; 26.9 (26.9)                      ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 45 (45)             ; 23 (23)                   ; 0 (0)         ; 262144            ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_avalon_sc_fifo_180                    ;
;             |altsyncram:mem_rtl_0|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                ; altsyncram                                                       ; work                                                           ;
;                |altsyncram_v1n1:auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 13    ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated                                                                                                                                                                 ; altsyncram_v1n1                                                  ; work                                                           ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|                                                                             ; 6849.4 (6849.4)      ; 6683.7 (6683.7)                  ; 41.2 (41.2)                                       ; 206.9 (206.9)                    ; 0.0 (0.0)            ; 233 (233)           ; 13179 (13179)             ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                            ; audioblade_system_altera_avalon_sc_fifo_180                    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                               ; 32.4 (0.0)           ; 71.5 (0.0)                       ; 43.3 (0.0)                                        ; 4.2 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 32.4 (32.0)          ; 71.5 (69.7)                      ; 43.3 (41.8)                                       ; 4.2 (4.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 196 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                           ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                           ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                           ; 12.8 (0.0)           ; 35.8 (0.0)                       ; 27.3 (0.0)                                        ; 4.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 12.8 (11.1)          ; 35.8 (34.0)                      ; 27.3 (25.9)                                       ; 4.3 (3.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 102 (98)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                           ; 3.1 (0.0)            ; 7.0 (0.0)                        ; 4.9 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 3.1 (2.3)            ; 7.0 (5.7)                        ; 4.9 (4.2)                                         ; 1.0 (0.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                           ; 13.1 (0.0)           ; 28.5 (0.0)                       ; 18.8 (0.0)                                        ; 3.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                         ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                    ; 13.1 (12.0)          ; 28.5 (27.0)                      ; 18.8 (17.4)                                       ; 3.4 (2.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 78 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                   ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                     ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                     ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                                    ; audioblade_system_altera_avalon_st_handshake_clock_crosser_180 ;
;          |altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|                                                                                  ; 76.1 (36.1)          ; 75.9 (36.2)                      ; 0.0 (0.1)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 157 (79)            ; 57 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                                      ; audioblade_system_altera_merlin_axi_master_ni_180              ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                       ; 40.0 (40.0)          ; 39.7 (39.7)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 78 (78)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                      ; altera_merlin_address_alignment                                  ; audioblade_system_altera_merlin_axi_master_ni_180              ;
;          |altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|                                                                        ; 307.3 (0.0)          ; 479.9 (0.0)                      ; 208.5 (0.0)                                       ; 35.8 (0.0)                       ; 0.0 (0.0)            ; 413 (0)             ; 736 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                                      ; audioblade_system_altera_merlin_burst_adapter_180              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                             ; 307.3 (280.0)        ; 479.9 (453.7)                    ; 208.5 (209.5)                                     ; 35.8 (35.8)                      ; 0.0 (0.0)            ; 413 (373)           ; 736 (736)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                                 ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                                  ; 26.3 (15.6)          ; 26.3 (15.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                                  ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                                                                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                         ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor                           ; audioblade_system_altera_merlin_burst_adapter_180              ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                         ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                                ; audioblade_system_altera_merlin_burst_adapter_180              ;
;          |altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|                                                                                  ; 37.6 (2.3)           ; 39.0 (3.0)                       ; 1.4 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (6)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                        ; audioblade_system_altera_merlin_slave_agent_180                ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                               ; 35.3 (35.3)          ; 36.0 (36.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                                 ; audioblade_system_altera_merlin_slave_agent_180                ;
;          |altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter|                                                                    ; 58.1 (58.1)          ; 74.4 (74.4)                      ; 16.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 214 (214)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                                      ; audioblade_system_altera_merlin_width_adapter_180              ;
;          |altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter|                                                                    ; 399.1 (399.1)        ; 399.1 (399.1)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 570 (570)           ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                                      ; audioblade_system_altera_merlin_width_adapter_180              ;
;          |audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi:rsp_demux|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi:rsp_demux                                                                                                                                                                                                                      ; audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi        ; audioblade_system_altera_merlin_demultiplexer_180              ;
;          |audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux|                                                                                ; 12.2 (9.5)           ; 14.8 (10.8)                      ; 2.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (33)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux                                                                                                                                                                                                                          ; audioblade_system_altera_merlin_multiplexer_180_xdoo6gq          ; audioblade_system_altera_merlin_multiplexer_180                ;
;             |altera_merlin_arbitrator:arb|                                                                                                                ; 2.7 (2.7)            ; 4.0 (4.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; altera_merlin_arbitrator                                         ; audioblade_system_altera_merlin_multiplexer_180                ;
;       |audioblade_system_rst_controller:rst_controller|                                                                                                   ; 0.2 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                 ; audioblade_system_rst_controller                                 ; audioblade_system                                              ;
;          |altera_reset_controller:rst_controller|                                                                                                         ; 0.2 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; altera_reset_controller                                          ; audioblade_system_altera_reset_controller_180                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                  ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                                        ; audioblade_system_altera_reset_controller_180                  ;
;       |audioblade_system_rst_controller:rst_controller_001|                                                                                               ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_001                                                                                                                                                                                                                                                                                                             ; audioblade_system_rst_controller                                 ; audioblade_system                                              ;
;          |altera_reset_controller:rst_controller|                                                                                                         ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                      ; altera_reset_controller                                          ; audioblade_system_altera_reset_controller_180                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                                        ; audioblade_system_altera_reset_controller_180                  ;
;       |audioblade_system_rst_controller:rst_controller_003|                                                                                               ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_003                                                                                                                                                                                                                                                                                                             ; audioblade_system_rst_controller                                 ; audioblade_system                                              ;
;          |altera_reset_controller:rst_controller|                                                                                                         ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                      ; altera_reset_controller                                          ; audioblade_system_altera_reset_controller_180                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                                        ; audioblade_system_altera_reset_controller_180                  ;
;       |audioblade_system_rst_controller:rst_controller_004|                                                                                               ; 3.5 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004                                                                                                                                                                                                                                                                                                             ; audioblade_system_rst_controller                                 ; audioblade_system                                              ;
;          |altera_reset_controller:rst_controller|                                                                                                         ; 3.5 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                      ; altera_reset_controller                                          ; audioblade_system_altera_reset_controller_180                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                  ; 3.5 (3.5)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                                        ; audioblade_system_altera_reset_controller_180                  ;
;       |audioblade_system_rst_controller_002:rst_controller_002|                                                                                           ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                         ; audioblade_system_rst_controller_002                             ; audioblade_system                                              ;
;          |altera_reset_controller:rst_controller_002|                                                                                                     ; 0.3 (0.3)            ; 1.5 (0.5)                        ; 1.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                              ; altera_reset_controller                                          ; audioblade_system_altera_reset_controller_180                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                   ; altera_reset_synchronizer                                        ; audioblade_system_altera_reset_controller_180                  ;
;       |ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|                                                                                                ; 223.2 (20.0)         ; 241.8 (26.8)                     ; 19.2 (6.8)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 343 (37)            ; 113 (49)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0                                                                                                                                                                                                                                                                                                              ; ur_ear_fpga_sim_dataplane_avalon                                 ; audioblade_system_ur_ear_fpga_sim_10                           ;
;          |ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|                                                                                          ; 203.2 (7.0)          ; 215.0 (15.4)                     ; 12.3 (8.4)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 306 (0)             ; 64 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane                                                                                                                                                                                                                                                        ; ur_ear_fpga_sim_dataplane                                        ; audioblade_system_ur_ear_fpga_sim_10                           ;
;             |ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|                                                                             ; 187.1 (0.0)          ; 191.0 (0.0)                      ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing                                                                                                                                                                                        ; ur_ear_fpga_sim_Avalon_Data_Processing                           ; audioblade_system_ur_ear_fpga_sim_10                           ;
;                |ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single| ; 187.1 (187.1)        ; 191.0 (191.0)                    ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (291)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single                                               ; ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single               ; audioblade_system_ur_ear_fpga_sim_10                           ;
;             |ur_ear_fpga_sim_dataplane_tc:u_dataplane_tc|                                                                                                 ; 9.0 (9.0)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_dataplane_tc:u_dataplane_tc                                                                                                                                                                                                            ; ur_ear_fpga_sim_dataplane_tc                                     ; audioblade_system_ur_ear_fpga_sim_10                           ;
;    |pll:pll_entity|                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|pll:pll_entity                                                                                                                                                                                                                                                                                                                                                                       ; pll                                                              ; pll                                                            ;
;       |pll_altera_iopll_180_di77tzi:iopll_0|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0                                                                                                                                                                                                                                                                                                                                  ; pll_altera_iopll_180_di77tzi                                     ; pll_altera_iopll_180                                           ;
;          |altera_iopll:altera_iopll_i|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i                                                                                                                                                                                                                                                                                                      ; altera_iopll                                                     ; work                                                           ;
;             |twentynm_iopll_ip:twentynm_pll|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Audioblade|pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll                                                                                                                                                                                                                                                                       ; twentynm_iopll_ip                                                ; work                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                        ;
+---------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                      ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+---------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; FPGA_memory_mem1_reset_n  ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDI[9]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[8]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[7]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[6]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD1939_DBCLK              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_DLRCLK             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_HDPHN_OUT_DSDATA   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_LINE_OUT_DSDATA    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[0]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[1]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[2]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[3]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[4]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[5]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[6]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[7]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[8]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[9]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[10]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[11]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[12]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[13]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[14]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[15]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_a[16]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_act_n    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_ba[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_ba[1]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_bg       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_ck       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_ck_n     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_cke      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_cs_n     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_odt      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_par      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[10]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[11]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[12]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[13]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[15]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[0]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDI[5]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[4]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[3]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[2]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[15]                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[14]                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[13]                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[12]                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[11]                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[10]                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AA_SDO[1]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[2]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[3]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[4]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[5]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[6]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[7]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[8]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[9]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDO[14]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_CLK                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_L_CNV              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_R_CNV              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_L_SDI              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_R_SDI              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_CLK               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_L_LDAC_N          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_R_LDAC_N          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_L_SDI             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_R_SDI             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_L_SYNC_N          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_R_SYNC_N          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_LED                  ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; GPIO_LED                  ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_MCLK[0]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_MCLK[1]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_MCLK[2]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_MCLK[3]                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_SDI[0]                 ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; hps_memory_mem_a[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[2]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[3]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[4]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[5]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[6]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[7]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[8]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[9]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[10]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[11]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[12]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[13]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[14]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[15]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[16]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_act_n      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ba[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ba[1]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_bg         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ck         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ck_n       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_cke        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_cs_n       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_odt        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_par        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_reset_n    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_MDC             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_TX_CLK          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_TX_CTL          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_TXD0            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_TXD1            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_TXD2            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_TXD3            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_uart1_TX              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; pcie_npor_pin_perst       ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; som_config_pio[0]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; som_config_pio[1]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; som_config_pio[2]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; som_config_pio[3]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; som_config_pio[4]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD4020_EN                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD5791_EN                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_EN_N               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_IN_L_SDO              ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; HSA_IN_R_SDO              ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; HSA_OUT_L_CLR_N           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_R_CLR_N           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_L_RESET_N         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_R_RESET_N         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HSA_OUT_L_SDO             ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; HSA_OUT_R_SDO             ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; HDPHN_PWR_OFF_N           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; EEPROM_WP                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FAN_FAIL_N                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FPGA_RESET                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FULL_SPEED_N              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; TEMP_ALERT_N              ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; MSATA_A                   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MSATA_B                   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; MSATA_PWR_EN              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_CS_N               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_DCLK               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_DRDY_N             ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD7768_EN                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_MCLK               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_RESET_N            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_SDI                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_SDO                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD7768_SPI_SCK            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_SYNC_IN            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD7768_DOUT[0]            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD7768_DOUT[1]            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD7768_DOUT[2]            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD7768_DOUT[3]            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FPGA_RX                   ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD1939_LINE_IN_DSDATA     ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; AD1939_PWR_EN             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_12V0_EN[0]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_12V0_EN[1]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_12V0_EN[2]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_12V0_EN[3]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_BANK_EN[0]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_BANK_EN[1]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[0]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[1]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[2]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[3]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[4]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[5]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[6]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[7]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[8]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[9]           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[10]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[11]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[12]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[13]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[14]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AA_LVDS_EN_N[15]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_PWR_EN               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_TX                   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_CLK              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_STP              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PGA2505_CS_N              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_CS_N               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_RST_CODEC_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_SPI_MOSI           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; AD1939_SPI_SCK            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_dbi_n[0] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[1] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[2] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[3] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[4] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[5] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[6] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dbi_n[7] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[8]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[9]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[10]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[11]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[12]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[13]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[14]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[15]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[16]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[17]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[18]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[19]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[20]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[21]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[22]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[23]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[24]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[25]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[26]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[27]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[28]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[29]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[30]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[31]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[32]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[33]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[34]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[35]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[36]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[37]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[38]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[39]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[40]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[41]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[42]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[43]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[44]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[45]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[46]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[47]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[48]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[49]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[50]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[51]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[52]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[53]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[54]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[55]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[56]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[57]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[58]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[59]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[60]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[61]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[62]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dq[63]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; FPGA_memory_mem1_dqs[0]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[1]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[2]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[3]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[4]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[5]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[6]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs[7]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[0] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[1] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[2] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[3] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[4] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[5] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[6] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; FPGA_memory_mem1_dqs_n[7] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dbi_n[0]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[1]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[2]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[3]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[4]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[0]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[1]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[2]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[3]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[4]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[5]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[6]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[7]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[8]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[9]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[10]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[11]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[12]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[13]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[14]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[15]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[16]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[17]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[18]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[19]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[20]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[21]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[22]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[23]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[24]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[25]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[26]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[27]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[28]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[29]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[30]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[31]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[32]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[33]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[34]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[35]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[36]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[37]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[38]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[39]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dqs[0]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[1]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[2]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[3]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[4]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[0]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[1]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[2]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[3]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[4]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; I2C_SCL                   ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; I2C_SDA                   ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[0]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[1]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[2]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[3]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[4]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[5]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[6]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[7]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[8]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[9]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[10]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[11]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[12]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[13]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[14]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[15]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[16]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DB25_GPIO[17]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; P3_GPIO[0]                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; P3_GPIO[1]                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; P3_GPIO[2]                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; P3_GPIO[3]                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac1_MDIO            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio2_GPIO6           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio2_GPIO8           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO0            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO1            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO6            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO11           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO12           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO13           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO14           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO15           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO16           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO17           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO18           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO19           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO20           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO21           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO22           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO23           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_i2c0_SCL              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_i2c0_SDA              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HDPHN_I2C_SCL             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HDPHN_I2C_SDA             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_CMD              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D0               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D1               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D2               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D3               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D0               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D1               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D2               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D3               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D4               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D5               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D6               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb1_D7               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_memory_mem1_alert_n  ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; AD1939_ABCLK              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; AD1939_ALRCLK             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FPGA_memory_oct1_rzqin    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_memory_mem_alert_n    ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; hps_memory_oct_rzqin      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac1_RX_CLK          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac1_RX_CTL          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac1_RXD0            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac1_RXD1            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac1_RXD2            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac1_RXD3            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_uart1_RX              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb1_CLK              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb1_DIR              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb1_NXT              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; AD1939_SPI_MISO           ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_200                   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sys_reset_n_i             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_clk_i                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; AD1939_MCLK               ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ddr_ref_clk_i             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; AA_SDI[1]                 ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; AD1939_MIC_IN_DSDATA      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; MSATA_A(n)                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MSATA_B(n)                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_200(n)                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ddr_ref_clk_i(n)          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+---------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Location                               ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AD1939_ABCLK                                                                                                                                                                                                                                                                                                                                    ; PIN_AK9                                ; 161     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; AD1939_ALRCLK                                                                                                                                                                                                                                                                                                                                   ; PIN_AJ9                                ; 135     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; AD1939_MCLK                                                                                                                                                                                                                                                                                                                                     ; PIN_AL5                                ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Equal0~6                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X146_Y60_N0                    ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Equal1~6                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X146_Y14_N27                   ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|AD1939_ADC1_data~0                                                                                                                                                                                                                                                  ; LABCELL_X141_Y25_N57                   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|DAC1_data_left[19]~0                                                                                                                                                                                                                                                ; LABCELL_X141_Y26_N27                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|DAC1_data_right[19]~0                                                                                                                                                                                                                                               ; LABCELL_X141_Y26_N24                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|DAC2_data_left[23]~0                                                                                                                                                                                                                                                ; LABCELL_X138_Y25_N6                    ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0|DAC2_data_right[23]~0                                                                                                                                                                                                                                               ; LABCELL_X139_Y25_N33                   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|AD4020_MOSI_out~1                                                                                                                                                                                                                                                                              ; LABCELL_X95_Y94_N27                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|Selector44~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X99_Y90_N33                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[16]~2                                                                                                                                                                                                                                                                          ; LABCELL_X100_Y94_N39                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|\delays:counter[16]~3                                                                                                                                                                                                                                                                          ; LABCELL_X103_Y94_N24                   ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|mosi_ctrl~0                                                                                                                                                                                                                                                                                    ; LABCELL_X95_Y94_N6                     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|Equal1~3                                                                                                                                                                                                                                        ; MLABCELL_X99_Y97_N21                   ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|cur_spi_state.SPI_SHIFT                                                                                                                                                                                                                         ; FF_X100_Y97_N47                        ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|reload                                                                                                                                                                                                                                          ; FF_X99_Y97_N16                         ; 20      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|sclk_counter                                                                                                                                                                                                                                    ; FF_X100_Y97_N2                         ; 39      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|send_shift[14]~0                                                                                                                                                                                                                                ; LABCELL_X100_Y97_N27                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|Selector44~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X109_Y93_N6                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[26]~2                                                                                                                                                                                                                                                                         ; LABCELL_X107_Y95_N33                   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|\delays:counter[26]~3                                                                                                                                                                                                                                                                         ; LABCELL_X107_Y96_N12                   ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|mosi_ctrl~0                                                                                                                                                                                                                                                                                   ; LABCELL_X113_Y96_N3                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|Equal1~3                                                                                                                                                                                                                                       ; LABCELL_X111_Y96_N57                   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|cur_spi_state.SPI_SHIFT                                                                                                                                                                                                                        ; FF_X111_Y96_N1                         ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|reload                                                                                                                                                                                                                                         ; FF_X111_Y96_N37                        ; 20      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|sclk_counter                                                                                                                                                                                                                                   ; FF_X111_Y96_N55                        ; 40      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|send_shift[14]~0                                                                                                                                                                                                                               ; LABCELL_X112_Y96_N21                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|cur_spi_state~11                                                                                                                                                                                                                                                    ; LABCELL_X101_Y96_N15                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|mosi_data_spi[23]~0                                                                                                                                                                                                                                                 ; LABCELL_X103_Y96_N6                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|Equal1~5                                                                                                                                                                                                                                     ; LABCELL_X104_Y98_N18                   ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|cur_spi_state.SPI_SHIFT                                                                                                                                                                                                                      ; FF_X104_Y96_N38                        ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|mosi~1                                                                                                                                                                                                                                       ; LABCELL_X106_Y98_N45                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|reload                                                                                                                                                                                                                                       ; FF_X104_Y96_N26                        ; 29      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|sclk_counter                                                                                                                                                                                                                                 ; FF_X104_Y97_N55                        ; 56      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|send_shift[2]~0                                                                                                                                                                                                                              ; MLABCELL_X105_Y97_N3                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|send_shift_next[23]~0                                                                                                                                                                                                                        ; LABCELL_X103_Y96_N12                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|cur_spi_state~11                                                                                                                                                                                                                                                   ; MLABCELL_X105_Y96_N57                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|mosi_data_spi[23]~0                                                                                                                                                                                                                                                ; LABCELL_X104_Y100_N33                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|Equal1~5                                                                                                                                                                                                                                    ; LABCELL_X106_Y101_N6                   ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|cur_spi_state.SPI_SHIFT                                                                                                                                                                                                                     ; FF_X105_Y100_N20                       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|reload                                                                                                                                                                                                                                      ; FF_X105_Y100_N50                       ; 29      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|sclk_counter                                                                                                                                                                                                                                ; FF_X106_Y100_N49                       ; 57      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|send_shift[6]~0                                                                                                                                                                                                                             ; LABCELL_X107_Y99_N36                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|send_shift_next[23]~0                                                                                                                                                                                                                       ; LABCELL_X104_Y100_N24                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|cur_mic[4]~1                                                                                                                                                                                                                                       ; LABCELL_X130_Y37_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|mic_data_out_r[4]~0                                                                                                                                                                                                                                ; LABCELL_X141_Y26_N33                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|mic_data_r~29                                                                                                                                                                                                                                      ; MLABCELL_X135_Y33_N27                  ; 20      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|read_bits[0]~1                                                                                                                                                                                                                                     ; LABCELL_X130_Y37_N30                   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~0                                                                                                                                                                                                      ; LABCELL_X147_Y125_N51                  ; 612     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                          ; LABCELL_X144_Y139_N18                  ; 627     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|next_out_rd_ptr~0                                                                                                                                                                                                         ; LABCELL_X147_Y125_N30                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                          ; LABCELL_X147_Y121_N12                  ; 526     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[7]~0                                                                                                                                                                                                                                  ; LABCELL_X147_Y124_N54                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[11]                                                                                                         ; HPSPERIPHERALSDMMC_X78_Y219_N96        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[13]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[15]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[17]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[19]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[1]                                                                                                          ; HPSPERIPHERALEMAC_X78_Y208_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[21]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[23]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[25]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[27]                                                                                                         ; HPSPERIPHERALUSB_X79_Y171_N96          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[31]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[33]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[35]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[37]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[39]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[3]                                                                                                          ; HPSPERIPHERALSDMMC_X78_Y219_N96        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[41]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[43]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[45]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[47]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[49]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[51]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[53]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[55]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[57]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[59]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[5]                                                                                                          ; HPSPERIPHERALSDMMC_X78_Y219_N96        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[61]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[63]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[65]                                                                                                         ; HPSPERIPHERALGPIO_X78_Y210_N96         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[7]                                                                                                          ; HPSPERIPHERALSDMMC_X78_Y219_N96        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border|intermediate[9]                                                                                                          ; HPSPERIPHERALSDMMC_X78_Y219_N96        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                               ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96  ; 4       ; Async. clear               ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|i2c1_scl_oe[0]                                                                                                                                                             ; HPSINTERFACEPERIPHERALI2C_X78_Y188_N96 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|i2c1_sda_oe[0]                                                                                                                                                             ; HPSINTERFACEPERIPHERALI2C_X78_Y188_N96 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~0                                                                   ; MLABCELL_X119_Y179_N24                 ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~1                                                                   ; MLABCELL_X119_Y179_N54                 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~2                                                                   ; MLABCELL_X119_Y179_N36                 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~3                                                                   ; MLABCELL_X119_Y179_N48                 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~0                                                                   ; MLABCELL_X115_Y190_N30                 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~1                                                                   ; MLABCELL_X115_Y190_N54                 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~2                                                                   ; MLABCELL_X115_Y190_N18                 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~3                                                                   ; LABCELL_X124_Y190_N36                  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Mux26~0                                                                      ; LABCELL_X124_Y187_N57                  ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|get~0                                                                        ; MLABCELL_X125_Y190_N51                 ; 248     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|mem[0][0]~0                                                                   ; LABCELL_X136_Y174_N45                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|mem[1][1]~1                                                                   ; LABCELL_X136_Y174_N21                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|getptr[0]                                                                     ; FF_X120_Y186_N47                       ; 136     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|mem[0][0]~1                                                                   ; LABCELL_X120_Y186_N18                  ; 133     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|mem[1][1]~0                                                                   ; LABCELL_X120_Y186_N6                   ; 133     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~0                                                                    ; LABCELL_X124_Y191_N27                  ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~1                                                                    ; LABCELL_X124_Y191_N30                  ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~2                                                                    ; LABCELL_X124_Y191_N33                  ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~3                                                                    ; LABCELL_X124_Y191_N45                  ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~0                                        ; MLABCELL_X121_Y206_N48                 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~1                                        ; MLABCELL_X121_Y206_N6                  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~2                                        ; LABCELL_X122_Y206_N33                  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~3                                        ; MLABCELL_X121_Y206_N27                 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|get~0                                             ; LABCELL_X120_Y210_N9                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~0                                        ; LABCELL_X112_Y209_N57                  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~1                                        ; LABCELL_X112_Y209_N45                  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~2                                        ; LABCELL_X112_Y209_N42                  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~3                                        ; LABCELL_X112_Y209_N48                  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Mux26~0                                           ; LABCELL_X114_Y212_N54                  ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b|mem[0][4]~1                                        ; LABCELL_X112_Y211_N9                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b|mem[1][4]~0                                        ; LABCELL_X112_Y211_N45                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0]                                          ; FF_X115_Y214_N50                       ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|mem[0][36]~1                                       ; MLABCELL_X116_Y214_N9                  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|mem[1][36]~0                                       ; MLABCELL_X116_Y214_N15                 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~0                                         ; LABCELL_X113_Y209_N57                  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~1                                         ; LABCELL_X113_Y209_N27                  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~2                                         ; LABCELL_X113_Y209_N42                  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~3                                         ; LABCELL_X113_Y209_N45                  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y92_N30             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y92_N30             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y92_N45             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y92_N45             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y92_N60             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y92_N60             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y92_N75             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y92_N75             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y146_N60            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y146_N60            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[5].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y146_N75            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[5].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y146_N75            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[6].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y146_N30            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[6].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y146_N30            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[7].b|pdiff_out_oe                                              ; PSEUDODIFFOUT_X148_Y146_N45            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[7].b|pdiff_out_oebar                                           ; PSEUDODIFFOUT_X148_Y146_N45            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oe                                             ; PSEUDODIFFOUT_X148_Y123_N30            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oebar                                          ; PSEUDODIFFOUT_X148_Y123_N30            ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri                                                                   ; LABCELL_X141_Y95_N12                   ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]                                                      ; FF_X139_Y91_N22                        ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor                                                           ; FF_X146_Y127_N38                       ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]                      ; FF_X139_Y95_N50                        ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr               ; FF_X139_Y91_N40                        ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]                      ; TILECTRL_X148_Y114_N2                  ; 1224    ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[0]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[102]                               ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[103]                               ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[105]                               ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[106]                               ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[107]                               ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[108]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[109]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[10]                                ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[110]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[111]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[114]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[115]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[117]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[118]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[119]                               ; IO12LANE_X148_Y142_N0                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[11]                                ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[120]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[121]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[122]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[123]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[126]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[127]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[128]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[129]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[12]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[131]                               ; IO12LANE_X148_Y143_N1                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[13]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[14]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[15]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[18]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[19]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[1]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[20]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[21]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[23]                                ; IO12LANE_X148_Y89_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[25]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[26]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[27]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[2]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[30]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[31]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[32]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[33]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[34]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[35]                                ; IO12LANE_X148_Y90_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[36]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[37]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[38]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[39]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[3]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[42]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[43]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[45]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[46]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[47]                                ; IO12LANE_X148_Y91_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[6]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[7]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95]                                ; IO12LANE_X148_Y144_N2                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[96]                                ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[97]                                ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[98]                                ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[99]                                ; IO12LANE_X148_Y145_N3                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[9]                                 ; IO12LANE_X148_Y88_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2core_rd_data_vld_avl0_nonabphy[1][1]             ; IO12LANE_X148_Y116_N1                  ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]                                                                                                 ; IOPLL_3E                               ; 145     ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[5]                                                                                                 ; IOPLL_3E                               ; 17965   ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_locked                                                                                                        ; IOPLL_3E                               ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|cmd_waitrequest~0                                                                                                                                  ; LABCELL_X130_Y6_N30                    ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg                                                                                                                                            ; FF_X130_Y6_N20                         ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wait_rise                                                                                                                                          ; LABCELL_X130_Y6_N21                    ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ; FF_X137_Y9_N53                         ; 138     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe                              ; PSEUDODIFFOUT_X78_Y146_N30             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar                           ; PSEUDODIFFOUT_X78_Y146_N30             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe                              ; PSEUDODIFFOUT_X78_Y146_N45             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar                           ; PSEUDODIFFOUT_X78_Y146_N45             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe                              ; PSEUDODIFFOUT_X78_Y146_N60             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar                           ; PSEUDODIFFOUT_X78_Y146_N60             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe                              ; PSEUDODIFFOUT_X78_Y146_N75             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar                           ; PSEUDODIFFOUT_X78_Y146_N75             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oe                              ; PSEUDODIFFOUT_X78_Y173_N75             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[4].b|pdiff_out_oebar                           ; PSEUDODIFFOUT_X78_Y173_N75             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oe                             ; PSEUDODIFFOUT_X78_Y177_N30             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oebar                          ; PSEUDODIFFOUT_X78_Y177_N30             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[37]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[38]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[39]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[42]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[43]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[44]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[45]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[46]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[47]                ; IO12LANE_X78_Y142_N0                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[49]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[50]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[51]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[54]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[55]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[56]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[57]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[58]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[59]                ; IO12LANE_X78_Y143_N1                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[61]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[62]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[63]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[66]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[67]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[68]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[69]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[70]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[71]                ; IO12LANE_X78_Y144_N2                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[73]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[74]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[75]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[78]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[79]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[80]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[81]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[82]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[83]                ; IO12LANE_X78_Y145_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95]                ; IO12LANE_X78_Y172_N3                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]                                                                                                                                                                                      ; IOPLL_3A                               ; 538     ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]                                                                                                                                                                                      ; IOPLL_3A                               ; 62      ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[2]                                                                                                                                                                                      ; IOPLL_3A                               ; 1       ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[3]                                                                                                                                                                                      ; IOPLL_3A                               ; 83      ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[4]                                                                                                                                                                                      ; IOPLL_3A                               ; 220     ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~2                                                                                                                                      ; MLABCELL_X125_Y175_N15                 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                          ; LABCELL_X120_Y179_N48                  ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                        ; LABCELL_X136_Y174_N33                  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                        ; LABCELL_X132_Y176_N51                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                          ; MLABCELL_X125_Y178_N27                 ; 133     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                          ; MLABCELL_X131_Y177_N39                 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write                                                                                                                                               ; MLABCELL_X126_Y176_N48                 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write                                                                                                                                              ; MLABCELL_X131_Y176_N6                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|always1~0                                                                                                                      ; LABCELL_X127_Y177_N48                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|last_packet_beat                                                                                                               ; MLABCELL_X125_Y177_N6                  ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent|write_rsp_fifo_outready~0                                                                                                                                                               ; LABCELL_X132_Y176_N39                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                          ; MLABCELL_X125_Y175_N33                 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                  ; MLABCELL_X126_Y174_N12                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                           ; MLABCELL_X126_Y175_N18                 ; 107     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                       ; FF_X124_Y176_N26                       ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                          ; MLABCELL_X131_Y175_N6                  ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                           ; MLABCELL_X131_Y176_N15                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[96]~4                                                                          ; MLABCELL_X131_Y175_N36                 ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                       ; FF_X135_Y174_N16                       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|address_reg~0                                                                                                                                                           ; LABCELL_X122_Y174_N15                  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|count~1                                                                                                                                                                 ; MLABCELL_X125_Y175_N24                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|use_reg                                                                                                                                                                 ; FF_X125_Y175_N4                        ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter|always10~3                                                                                                                                                              ; MLABCELL_X125_Y177_N36                 ; 99      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter|always9~0                                                                                                                                                               ; MLABCELL_X125_Y178_N42                 ; 114     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|address_reg~0                                                                                                                                                           ; LABCELL_X130_Y178_N9                   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|count~0                                                                                                                                                                 ; MLABCELL_X131_Y177_N0                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|use_reg                                                                                                                                                                 ; FF_X131_Y177_N14                       ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                        ; LABCELL_X113_Y211_N27                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo|read~0                                                                                                                                                                                           ; LABCELL_X113_Y211_N48                  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                     ; LABCELL_X113_Y207_N18                  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo|always4~0                                                                                                                                                                     ; LABCELL_X113_Y207_N3                   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                       ; LABCELL_X113_Y207_N30                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                        ; LABCELL_X117_Y203_N24                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                        ; LABCELL_X120_Y206_N45                  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                        ; LABCELL_X113_Y211_N39                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                          ; LABCELL_X114_Y207_N51                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                        ; LABCELL_X113_Y214_N21                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                        ; LABCELL_X113_Y207_N39                  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                            ; LABCELL_X114_Y203_N18                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                            ; MLABCELL_X115_Y209_N9                  ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                          ; MLABCELL_X119_Y208_N33                 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                           ; MLABCELL_X119_Y207_N51                 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                         ; MLABCELL_X115_Y203_N45                 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                    ; FF_X113_Y205_N59                       ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                    ; FF_X113_Y205_N16                       ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                          ; LABCELL_X112_Y208_N27                  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                              ; LABCELL_X113_Y207_N0                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator|av_read~0                                                                                                                                                                  ; LABCELL_X113_Y204_N0                   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                ; LABCELL_X120_Y206_N30                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0                                                                                                                                                   ; LABCELL_X114_Y209_N54                  ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                ; LABCELL_X114_Y209_N18                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                             ; MLABCELL_X115_Y209_N3                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                              ; MLABCELL_X115_Y209_N21                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux_001|update_grant~0                                                                                                                                                                  ; MLABCELL_X115_Y209_N45                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                  ; LABCELL_X114_Y203_N30                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux|update_grant~0                                                                                                                                                                      ; LABCELL_X114_Y203_N27                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                           ; MLABCELL_X135_Y109_N6                  ; 513     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|read~0                                                                                                                                                                         ; LABCELL_X133_Y113_N24                  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|write                                                                                                                                                                          ; LABCELL_X132_Y106_N15                  ; 523     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                        ; LABCELL_X133_Y112_N42                  ; 121     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always100~0                                                                                                                                                                      ; MLABCELL_X125_Y144_N18                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always101~0                                                                                                                                                                      ; MLABCELL_X125_Y146_N48                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always102~0                                                                                                                                                                      ; MLABCELL_X125_Y145_N12                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always103~0                                                                                                                                                                      ; MLABCELL_X126_Y142_N21                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always104~0                                                                                                                                                                      ; LABCELL_X124_Y140_N21                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always105~0                                                                                                                                                                      ; LABCELL_X127_Y138_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always106~0                                                                                                                                                                      ; MLABCELL_X126_Y135_N36                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always107~0                                                                                                                                                                      ; LABCELL_X130_Y121_N57                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always108~0                                                                                                                                                                      ; MLABCELL_X129_Y129_N6                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always109~0                                                                                                                                                                      ; LABCELL_X130_Y140_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always10~0                                                                                                                                                                       ; MLABCELL_X126_Y121_N24                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always110~0                                                                                                                                                                      ; MLABCELL_X131_Y140_N54                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always111~0                                                                                                                                                                      ; MLABCELL_X131_Y129_N48                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always112~0                                                                                                                                                                      ; LABCELL_X132_Y121_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always113~0                                                                                                                                                                      ; MLABCELL_X137_Y138_N12                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always114~0                                                                                                                                                                      ; LABCELL_X138_Y138_N30                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always115~0                                                                                                                                                                      ; LABCELL_X138_Y140_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always116~0                                                                                                                                                                      ; LABCELL_X136_Y140_N24                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always117~0                                                                                                                                                                      ; LABCELL_X138_Y144_N30                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always118~0                                                                                                                                                                      ; LABCELL_X139_Y145_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always119~0                                                                                                                                                                      ; LABCELL_X138_Y146_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always11~0                                                                                                                                                                       ; MLABCELL_X129_Y118_N12                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always120~0                                                                                                                                                                      ; MLABCELL_X137_Y148_N48                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always121~0                                                                                                                                                                      ; MLABCELL_X135_Y145_N54                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always122~0                                                                                                                                                                      ; LABCELL_X132_Y144_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always123~0                                                                                                                                                                      ; LABCELL_X132_Y141_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always124~0                                                                                                                                                                      ; MLABCELL_X129_Y138_N6                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always125~0                                                                                                                                                                      ; LABCELL_X132_Y140_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always126~0                                                                                                                                                                      ; MLABCELL_X135_Y138_N27                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always127~0                                                                                                                                                                      ; LABCELL_X132_Y138_N15                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always12~0                                                                                                                                                                       ; LABCELL_X130_Y117_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always13~0                                                                                                                                                                       ; MLABCELL_X129_Y115_N48                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always14~0                                                                                                                                                                       ; MLABCELL_X131_Y113_N30                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always15~0                                                                                                                                                                       ; LABCELL_X132_Y117_N39                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always16~0                                                                                                                                                                       ; MLABCELL_X131_Y118_N6                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always17~0                                                                                                                                                                       ; LABCELL_X133_Y118_N24                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always18~0                                                                                                                                                                       ; LABCELL_X136_Y118_N24                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always19~0                                                                                                                                                                       ; LABCELL_X136_Y120_N24                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                        ; LABCELL_X138_Y117_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always20~0                                                                                                                                                                       ; LABCELL_X136_Y119_N6                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always21~0                                                                                                                                                                       ; LABCELL_X142_Y121_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always22~0                                                                                                                                                                       ; LABCELL_X141_Y119_N48                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always23~0                                                                                                                                                                       ; LABCELL_X142_Y118_N6                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always24~0                                                                                                                                                                       ; LABCELL_X139_Y121_N0                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always25~0                                                                                                                                                                       ; LABCELL_X138_Y123_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always26~0                                                                                                                                                                       ; LABCELL_X139_Y125_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always27~0                                                                                                                                                                       ; LABCELL_X136_Y125_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always28~0                                                                                                                                                                       ; LABCELL_X133_Y127_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always29~0                                                                                                                                                                       ; MLABCELL_X135_Y129_N54                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                        ; LABCELL_X139_Y117_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always30~0                                                                                                                                                                       ; LABCELL_X133_Y129_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always31~0                                                                                                                                                                       ; LABCELL_X132_Y129_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always32~0                                                                                                                                                                       ; LABCELL_X132_Y125_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always33~0                                                                                                                                                                       ; LABCELL_X132_Y123_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always34~0                                                                                                                                                                       ; MLABCELL_X131_Y123_N42                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always35~0                                                                                                                                                                       ; MLABCELL_X131_Y120_N18                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always36~0                                                                                                                                                                       ; LABCELL_X130_Y121_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always37~0                                                                                                                                                                       ; MLABCELL_X129_Y121_N6                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always38~0                                                                                                                                                                       ; LABCELL_X114_Y121_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always39~0                                                                                                                                                                       ; LABCELL_X114_Y120_N30                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                        ; LABCELL_X141_Y117_N48                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always40~0                                                                                                                                                                       ; MLABCELL_X125_Y119_N0                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always41~0                                                                                                                                                                       ; LABCELL_X120_Y117_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always42~0                                                                                                                                                                       ; MLABCELL_X115_Y117_N12                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always43~0                                                                                                                                                                       ; LABCELL_X114_Y117_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always44~0                                                                                                                                                                       ; LABCELL_X122_Y116_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always45~0                                                                                                                                                                       ; LABCELL_X122_Y117_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always46~0                                                                                                                                                                       ; LABCELL_X124_Y117_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always47~0                                                                                                                                                                       ; MLABCELL_X131_Y122_N30                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always48~0                                                                                                                                                                       ; MLABCELL_X129_Y125_N30                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always49~0                                                                                                                                                                       ; MLABCELL_X131_Y125_N36                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always4~0                                                                                                                                                                        ; LABCELL_X136_Y117_N0                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always50~0                                                                                                                                                                       ; LABCELL_X122_Y135_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always51~0                                                                                                                                                                       ; LABCELL_X124_Y135_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always52~0                                                                                                                                                                       ; MLABCELL_X125_Y133_N24                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always53~0                                                                                                                                                                       ; LABCELL_X124_Y137_N30                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always54~0                                                                                                                                                                       ; LABCELL_X120_Y138_N6                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always55~0                                                                                                                                                                       ; LABCELL_X124_Y139_N48                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always56~0                                                                                                                                                                       ; LABCELL_X124_Y138_N0                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always57~0                                                                                                                                                                       ; MLABCELL_X131_Y133_N18                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always58~0                                                                                                                                                                       ; LABCELL_X132_Y128_N0                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always59~0                                                                                                                                                                       ; LABCELL_X142_Y134_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always5~0                                                                                                                                                                        ; LABCELL_X132_Y116_N24                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always60~0                                                                                                                                                                       ; LABCELL_X139_Y136_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always61~0                                                                                                                                                                       ; LABCELL_X142_Y134_N21                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always62~0                                                                                                                                                                       ; LABCELL_X141_Y135_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always63~0                                                                                                                                                                       ; LABCELL_X138_Y135_N6                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always64~0                                                                                                                                                                       ; LABCELL_X139_Y137_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always65~0                                                                                                                                                                       ; LABCELL_X136_Y135_N6                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always66~0                                                                                                                                                                       ; LABCELL_X138_Y133_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always67~0                                                                                                                                                                       ; LABCELL_X136_Y129_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always68~0                                                                                                                                                                       ; LABCELL_X138_Y125_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always69~0                                                                                                                                                                       ; LABCELL_X133_Y125_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always6~0                                                                                                                                                                        ; MLABCELL_X131_Y116_N30                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always70~0                                                                                                                                                                       ; LABCELL_X133_Y124_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always71~0                                                                                                                                                                       ; LABCELL_X133_Y121_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always72~0                                                                                                                                                                       ; LABCELL_X136_Y121_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always73~0                                                                                                                                                                       ; MLABCELL_X135_Y120_N36                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always74~0                                                                                                                                                                       ; LABCELL_X133_Y120_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always75~0                                                                                                                                                                       ; MLABCELL_X131_Y124_N42                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always76~0                                                                                                                                                                       ; MLABCELL_X131_Y128_N48                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always77~0                                                                                                                                                                       ; MLABCELL_X131_Y126_N48                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always78~0                                                                                                                                                                       ; MLABCELL_X129_Y124_N36                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always79~0                                                                                                                                                                       ; LABCELL_X127_Y121_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always7~0                                                                                                                                                                        ; LABCELL_X127_Y117_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always80~0                                                                                                                                                                       ; MLABCELL_X125_Y120_N36                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always81~0                                                                                                                                                                       ; MLABCELL_X125_Y121_N42                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always82~0                                                                                                                                                                       ; MLABCELL_X125_Y125_N42                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always83~0                                                                                                                                                                       ; LABCELL_X113_Y121_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always84~0                                                                                                                                                                       ; LABCELL_X111_Y120_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always85~0                                                                                                                                                                       ; MLABCELL_X109_Y121_N24                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always86~0                                                                                                                                                                       ; LABCELL_X111_Y117_N42                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always87~0                                                                                                                                                                       ; LABCELL_X113_Y117_N6                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always88~0                                                                                                                                                                       ; LABCELL_X112_Y134_N36                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always89~0                                                                                                                                                                       ; LABCELL_X111_Y133_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always8~0                                                                                                                                                                        ; MLABCELL_X126_Y117_N54                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always90~0                                                                                                                                                                       ; LABCELL_X113_Y135_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always91~0                                                                                                                                                                       ; LABCELL_X114_Y134_N0                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always92~0                                                                                                                                                                       ; LABCELL_X124_Y134_N30                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always93~0                                                                                                                                                                       ; MLABCELL_X129_Y125_N18                 ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always94~0                                                                                                                                                                       ; LABCELL_X113_Y133_N0                   ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always95~0                                                                                                                                                                       ; LABCELL_X110_Y135_N54                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always96~0                                                                                                                                                                       ; LABCELL_X111_Y138_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always97~0                                                                                                                                                                       ; LABCELL_X122_Y138_N12                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always98~0                                                                                                                                                                       ; LABCELL_X122_Y140_N48                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always99~0                                                                                                                                                                       ; LABCELL_X124_Y140_N18                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|always9~0                                                                                                                                                                        ; LABCELL_X124_Y117_N57                  ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[100]                                                                                                                                                                    ; FF_X119_Y128_N50                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[101]                                                                                                                                                                    ; FF_X119_Y128_N32                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[102]                                                                                                                                                                    ; FF_X119_Y128_N40                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[103]                                                                                                                                                                    ; FF_X126_Y140_N8                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[104]                                                                                                                                                                    ; FF_X126_Y140_N17                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[105]                                                                                                                                                                    ; FF_X125_Y132_N41                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[106]                                                                                                                                                                    ; FF_X125_Y132_N7                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[107]                                                                                                                                                                    ; FF_X125_Y132_N11                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[108]                                                                                                                                                                    ; FF_X125_Y132_N37                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[109]                                                                                                                                                                    ; FF_X126_Y140_N14                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                     ; FF_X124_Y127_N23                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[110]                                                                                                                                                                    ; FF_X126_Y140_N50                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[111]                                                                                                                                                                    ; FF_X126_Y140_N47                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[112]                                                                                                                                                                    ; FF_X126_Y140_N40                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[113]                                                                                                                                                                    ; FF_X126_Y140_N32                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[114]                                                                                                                                                                    ; FF_X126_Y140_N22                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[115]                                                                                                                                                                    ; FF_X126_Y140_N26                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[116]                                                                                                                                                                    ; FF_X126_Y140_N4                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[117]                                                                                                                                                                    ; FF_X126_Y140_N55                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[118]                                                                                                                                                                    ; FF_X125_Y132_N56                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[119]                                                                                                                                                                    ; FF_X125_Y132_N49                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                     ; FF_X124_Y127_N37                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[120]                                                                                                                                                                    ; FF_X125_Y132_N53                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[121]                                                                                                                                                                    ; FF_X125_Y132_N19                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[122]                                                                                                                                                                    ; FF_X125_Y132_N23                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[123]                                                                                                                                                                    ; FF_X125_Y132_N25                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[124]                                                                                                                                                                    ; FF_X125_Y132_N46                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[125]                                                                                                                                                                    ; FF_X125_Y132_N31                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[126]                                                                                                                                                                    ; FF_X125_Y132_N16                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[127]                                                                                                                                                                    ; FF_X125_Y132_N2                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                     ; FF_X124_Y127_N28                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                     ; FF_X124_Y127_N32                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                     ; FF_X124_Y127_N10                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                     ; FF_X124_Y127_N56                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                     ; FF_X124_Y127_N1                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                     ; FF_X129_Y120_N52                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                     ; FF_X146_Y120_N34                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                     ; FF_X146_Y120_N50                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; FF_X130_Y119_N26                       ; 124     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                    ; MLABCELL_X129_Y120_N54                 ; 127     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                     ; FF_X146_Y120_N29                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                     ; FF_X146_Y120_N41                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                     ; FF_X146_Y120_N43                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                     ; FF_X141_Y124_N29                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                     ; FF_X141_Y124_N43                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                     ; FF_X141_Y124_N11                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                     ; FF_X141_Y124_N1                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                     ; FF_X136_Y125_N50                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                     ; FF_X136_Y125_N2                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                     ; FF_X136_Y125_N41                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                      ; FF_X130_Y119_N16                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                     ; FF_X136_Y125_N56                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                     ; FF_X136_Y125_N47                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                     ; FF_X119_Y132_N13                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[33]                                                                                                                                                                     ; FF_X119_Y132_N46                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                     ; FF_X125_Y132_N58                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[35]                                                                                                                                                                     ; FF_X129_Y120_N44                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[36]                                                                                                                                                                     ; FF_X129_Y120_N37                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[37]                                                                                                                                                                     ; FF_X129_Y120_N22                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[38]                                                                                                                                                                     ; FF_X129_Y120_N20                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[39]                                                                                                                                                                     ; FF_X129_Y120_N5                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                      ; FF_X130_Y119_N44                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[40]                                                                                                                                                                     ; FF_X129_Y120_N1                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[41]                                                                                                                                                                     ; FF_X129_Y120_N34                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[42]                                                                                                                                                                     ; FF_X129_Y120_N32                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[43]                                                                                                                                                                     ; FF_X116_Y123_N8                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[44]                                                                                                                                                                     ; FF_X116_Y123_N4                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[45]                                                                                                                                                                     ; FF_X120_Y128_N14                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[46]                                                                                                                                                                     ; FF_X120_Y128_N28                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[47]                                                                                                                                                                     ; FF_X120_Y128_N23                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                     ; FF_X120_Y128_N1                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[49]                                                                                                                                                                     ; FF_X120_Y128_N53                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                      ; FF_X130_Y119_N58                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[50]                                                                                                                                                                     ; FF_X120_Y128_N8                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[51]                                                                                                                                                                     ; FF_X120_Y128_N55                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[52]                                                                                                                                                                     ; FF_X120_Y128_N47                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[53]                                                                                                                                                                     ; FF_X119_Y131_N40                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[54]                                                                                                                                                                     ; FF_X119_Y131_N25                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[55]                                                                                                                                                                     ; FF_X119_Y131_N58                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[56]                                                                                                                                                                     ; FF_X119_Y131_N43                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[57]                                                                                                                                                                     ; FF_X119_Y131_N16                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[58]                                                                                                                                                                     ; FF_X119_Y131_N1                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[59]                                                                                                                                                                     ; FF_X145_Y123_N26                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                      ; FF_X130_Y119_N38                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[60]                                                                                                                                                                     ; FF_X145_Y123_N53                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[61]                                                                                                                                                                     ; FF_X145_Y123_N32                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[62]                                                                                                                                                                     ; FF_X145_Y123_N22                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[63]                                                                                                                                                                     ; FF_X145_Y123_N8                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[64]                                                                                                                                                                     ; FF_X145_Y123_N5                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[65]                                                                                                                                                                     ; FF_X145_Y123_N14                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[66]                                                                                                                                                                     ; FF_X141_Y124_N50                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[67]                                                                                                                                                                     ; FF_X141_Y124_N34                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[68]                                                                                                                                                                     ; FF_X141_Y124_N13                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[69]                                                                                                                                                                     ; FF_X141_Y124_N41                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                      ; FF_X130_Y119_N52                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[70]                                                                                                                                                                     ; FF_X141_Y124_N20                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[71]                                                                                                                                                                     ; FF_X124_Y127_N5                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[72]                                                                                                                                                                     ; FF_X124_Y127_N43                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[73]                                                                                                                                                                     ; FF_X117_Y128_N25                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[74]                                                                                                                                                                     ; FF_X117_Y128_N46                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[75]                                                                                                                                                                     ; FF_X117_Y128_N31                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[76]                                                                                                                                                                     ; FF_X129_Y120_N8                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[77]                                                                                                                                                                     ; FF_X129_Y120_N17                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[78]                                                                                                                                                                     ; FF_X129_Y120_N13                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[79]                                                                                                                                                                     ; FF_X129_Y120_N40                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                      ; FF_X130_Y119_N8                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[80]                                                                                                                                                                     ; FF_X119_Y124_N43                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[81]                                                                                                                                                                     ; FF_X119_Y124_N47                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[82]                                                                                                                                                                     ; FF_X119_Y124_N55                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[83]                                                                                                                                                                     ; FF_X119_Y124_N5                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[84]                                                                                                                                                                     ; FF_X119_Y124_N49                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[85]                                                                                                                                                                     ; FF_X119_Y124_N22                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[86]                                                                                                                                                                     ; FF_X119_Y124_N7                        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[87]                                                                                                                                                                     ; FF_X119_Y124_N17                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[88]                                                                                                                                                                     ; FF_X119_Y124_N25                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[89]                                                                                                                                                                     ; FF_X119_Y124_N34                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                      ; FF_X124_Y127_N14                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[90]                                                                                                                                                                     ; FF_X119_Y124_N38                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[91]                                                                                                                                                                     ; FF_X119_Y131_N22                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[92]                                                                                                                                                                     ; FF_X117_Y131_N10                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[93]                                                                                                                                                                     ; FF_X117_Y131_N55                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[94]                                                                                                                                                                     ; FF_X120_Y128_N41                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[95]                                                                                                                                                                     ; FF_X119_Y128_N11                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[96]                                                                                                                                                                     ; FF_X119_Y128_N55                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[97]                                                                                                                                                                     ; FF_X119_Y128_N22                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[98]                                                                                                                                                                     ; FF_X119_Y128_N28                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[99]                                                                                                                                                                     ; FF_X119_Y128_N13                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                      ; FF_X124_Y127_N53                       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|write~0                                                                                                                                                                          ; LABCELL_X132_Y138_N3                   ; 130     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                      ; LABCELL_X130_Y147_N27                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                          ; MLABCELL_X126_Y174_N18                 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                        ; LABCELL_X130_Y117_N51                  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                        ; MLABCELL_X131_Y117_N18                 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                          ; LABCELL_X130_Y147_N51                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                              ; LABCELL_X132_Y174_N6                   ; 153     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                          ; MLABCELL_X131_Y147_N12                 ; 597     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector8~1                                         ; LABCELL_X136_Y153_N24                  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector8~3                                         ; LABCELL_X136_Y153_N12                  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                  ; MLABCELL_X131_Y147_N15                 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                           ; MLABCELL_X131_Y147_N18                 ; 134     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                       ; FF_X130_Y147_N43                       ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                               ; LABCELL_X133_Y113_N6                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                      ; MLABCELL_X135_Y111_N36                 ; 147     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                            ; LABCELL_X133_Y113_N9                   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter|ShiftLeft1~3                                                                                                                                                            ; MLABCELL_X131_Y145_N57                 ; 144     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter|ShiftLeft1~7                                                                                                                                                            ; MLABCELL_X131_Y145_N54                 ; 144     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter|ShiftLeft1~8                                                                                                                                                            ; MLABCELL_X131_Y145_N39                 ; 144     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter|ShiftLeft1~9                                                                                                                                                            ; MLABCELL_X131_Y145_N36                 ; 144     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter|address_reg~0                                                                                                                                                           ; LABCELL_X132_Y113_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter|count~0                                                                                                                                                                 ; LABCELL_X133_Y113_N12                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                  ; MLABCELL_X129_Y151_N27                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux|update_grant~0                                                                                                                                                                      ; MLABCELL_X129_Y151_N42                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; FF_X122_Y181_N40                       ; 1641    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; FF_X144_Y127_N55                       ; 700     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; FF_X77_Y169_N31                        ; 15272   ; Async. clear               ; yes    ; Global Clock         ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; FF_X106_Y98_N49                        ; 754     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                      ; FF_X136_Y182_N16                       ; 885     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                          ; LABCELL_X144_Y127_N27                  ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|Attack_and_Decay_Coefficients[15]~0                                                                                                                                                                                                                                     ; LABCELL_X114_Y204_N0                   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|Gain[15]~0                                                                                                                                                                                                                                                              ; LABCELL_X114_Y204_N42                  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single|Equal0~5 ; LABCELL_X142_Y25_N48                   ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_dataplane_tc:u_dataplane_tc|Equal0~2                                                                                                                                                              ; LABCELL_X139_Y26_N45                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_dataplane_tc:u_dataplane_tc|phase_0                                                                                                                                                               ; FF_X139_Y26_N55                        ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_200                                                                                                                                                                                                                                                                                                                                         ; PIN_F6                                 ; 21      ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]                                                                                                                                                                                                                        ; IOPLL_2A                               ; 2053    ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]                                                                                                                                                                                                                        ; IOPLL_2A                               ; 37      ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; reset1_n                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X147_Y65_N0                    ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_reset_n_i                                                                                                                                                                                                                                                                                                                                   ; PIN_AN7                                ; 40      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-------------+----------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                       ; Location                                     ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-------------+----------------+-----------------------+
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_cold_rst_n[0]                                                                                                                                     ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96        ; 1       ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_rst_n[0]                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96        ; 4       ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0] ; TILECTRL_X148_Y114_N2                        ; 1224    ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]                                                                            ; IOPLL_3E                                     ; 145     ; Global      ; Automatic      ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[5]                                                                            ; IOPLL_3E                                     ; 17965   ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]                                                                                                                                                                 ; IOPLL_3A                                     ; 538     ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]                                                                                                                                                                 ; IOPLL_3A                                     ; 62      ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[2]                                                                                                                                                                 ; IOPLL_3A                                     ; 1       ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[3]                                                                                                                                                                 ; IOPLL_3A                                     ; 83      ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[4]                                                                                                                                                                 ; IOPLL_3A                                     ; 220     ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; FF_X77_Y169_N31                              ; 15272   ; Global      ; Automatic      ; Global Clock Region   ;
; clk_200                                                                                                                                                                                                                                                                                                                    ; PIN_F6                                       ; 21      ; Global      ; Automatic      ; Global Clock Region   ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]                                                                                                                                                                                                   ; IOPLL_2A                                     ; 2053    ; Global      ; Required       ; Global Clock Region   ;
; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]                                                                                                                                                                                                   ; IOPLL_2A                                     ; 37      ; Global      ; Required       ; Global Clock Region   ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|spim0_sclk_out[0]                                                                                                                                     ; HPSINTERFACEPERIPHERALSPIMASTER_X78_Y195_N96 ; 1       ; Global      ; Required       ; Spine Clock Region 29 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-------------+----------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                               ; Value                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_cold_rst_n[0]                                                                                                                                     ;
;     -- Source Type                     ; HPS clock resets interface                                                                                                                                                                                                                                                                                                 ;
;     -- Source Location                 ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96                                                                                                                                                                                                                                                                                      ;
;     -- Fan-Out                         ; 1                                                                                                                                                                                                                                                                                                                          ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_cold_rst_n[0]~CLKENA0                                                                                                                             ;
;     -- Global Buffer Location          ; CLKCTRL_2L_G_I20                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 20                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_rst_n[0]                                                                                                                                          ;
;     -- Source Type                     ; HPS clock resets interface                                                                                                                                                                                                                                                                                                 ;
;     -- Source Location                 ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96                                                                                                                                                                                                                                                                                      ;
;     -- Fan-Out                         ; 4                                                                                                                                                                                                                                                                                                                          ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                  ;
;     -- Global Buffer Location          ; CLKCTRL_2L_G_I21                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 21                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0] ;
;     -- Source Type                     ; I/O tile control logic                                                                                                                                                                                                                                                                                                     ;
;     -- Source Location                 ; TILECTRL_X148_Y114_N2                                                                                                                                                                                                                                                                                                      ;
;     -- Fan-Out                         ; 1224                                                                                                                                                                                                                                                                                                                       ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf              ;
;     -- Global Buffer Location          ; CLKCTRL_3E_G_I16                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 16                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]                                                                            ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3E                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 145                                                                                                                                                                                                                                                                                                                        ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                                                                                                                                                        ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]~CLKENA0                                                                    ;
;     -- Global Buffer Location          ; CLKCTRL_3E_G_I19                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 19                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[5]                                                                            ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3E                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 17965                                                                                                                                                                                                                                                                                                                      ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[5]~CLKENA0                                                                    ;
;     -- Global Buffer Location          ; CLKCTRL_3E_G_I22                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 22                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]                                                                                                                                                                 ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 538                                                                                                                                                                                                                                                                                                                        ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]~CLKENA0                                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I28                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 28                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]                                                                                                                                                                 ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 62                                                                                                                                                                                                                                                                                                                         ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]~CLKENA0                                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I18                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 18                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[2]                                                                                                                                                                 ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 1                                                                                                                                                                                                                                                                                                                          ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[2]~CLKENA0                                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I29                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 29                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[3]                                                                                                                                                                 ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 83                                                                                                                                                                                                                                                                                                                         ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[3]~CLKENA0                                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I31                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 31                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[4]                                                                                                                                                                 ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_3A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 220                                                                                                                                                                                                                                                                                                                        ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[4]~CLKENA0                                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I30                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 30                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ;
;     -- Source Type                     ; Register cell                                                                                                                                                                                                                                                                                                              ;
;     -- Source Location                 ; FF_X77_Y169_N31                                                                                                                                                                                                                                                                                                            ;
;     -- Fan-Out                         ; 15272                                                                                                                                                                                                                                                                                                                      ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                                                                                                                                                        ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                 ;
;     -- Global Buffer Location          ; CLKCTRL_2K_G_I26                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 26                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; clk_200                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Type                     ; I/O pad                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; PIN_F6                                                                                                                                                                                                                                                                                                                     ;
;     -- Fan-Out                         ; 21                                                                                                                                                                                                                                                                                                                         ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                                                                                                                                                        ;
;     -- Global Buffer                   ; clk_200~inputCLKENA0                                                                                                                                                                                                                                                                                                       ;
;     -- Global Buffer Location          ; CLKCTRL_3E_G_I24                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 24                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]                                                                                                                                                                                                   ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_2A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 2053                                                                                                                                                                                                                                                                                                                       ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]~CLKENA0                                                                                                                                                                                           ;
;     -- Global Buffer Location          ; CLKCTRL_2A_G_I23                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 23                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]                                                                                                                                                                                                   ;
;     -- Source Type                     ; I/O PLL                                                                                                                                                                                                                                                                                                                    ;
;     -- Source Location                 ; IOPLL_2A                                                                                                                                                                                                                                                                                                                   ;
;     -- Fan-Out                         ; 37                                                                                                                                                                                                                                                                                                                         ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]~CLKENA0                                                                                                                                                                                           ;
;     -- Global Buffer Location          ; CLKCTRL_2A_G_I17                                                                                                                                                                                                                                                                                                           ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Clock Region Line               ; 17                                                                                                                                                                                                                                                                                                                         ;
;                                        ;                                                                                                                                                                                                                                                                                                                            ;
; Name                                   ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|spim0_sclk_out[0]                                                                                                                                     ;
;     -- Source Type                     ; HPS peripheral SPI Master interface                                                                                                                                                                                                                                                                                        ;
;     -- Source Location                 ; HPSINTERFACEPERIPHERALSPIMASTER_X78_Y195_N96                                                                                                                                                                                                                                                                               ;
;     -- Fan-Out                         ; 1                                                                                                                                                                                                                                                                                                                          ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                                                                                                                                                         ;
;     -- Global Buffer                   ; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|spim0_sclk_out[0]~CLKENA0                                                                                                                             ;
;     -- Global Buffer Location          ; CLKCTRL_1F_G_I5                                                                                                                                                                                                                                                                                                            ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                                                                                                                                                     ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                                                                                                                                                        ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                                                                                                                                                       ;
;     -- Constrained Region              ; Spine Clock Region 29                                                                                                                                                                                                                                                                                                      ;
;     -- Constrained Region Bounding Box ; (109, 0) to (148, 31)                                                                                                                                                                                                                                                                                                      ;
;     -- Clock Region Line               ; 5                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; Name                                                                                                                                                                                                                                                                                        ; Fan-Out ; Physical Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; 1641    ; 156              ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                      ; 1238    ; 41               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                      ; 1038    ; 30               ;
; audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                  ; 885     ; 144              ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; 754     ; 104              ;
; audioblade_system:i0|audioblade_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; 700     ; 26               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[6]                                                                                                                                                          ; 615     ; 19               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[5]                                                                                                                                                          ; 615     ; 19               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                                                                          ; 615     ; 19               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                                                          ; 615     ; 19               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                                                          ; 615     ; 19               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                                                          ; 615     ; 19               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                                                          ; 614     ; 18               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~0                                                                                                                                                  ; 612     ; 17               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[0]~0                                                                                                                                                       ; 612     ; 17               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[1]~1                                                                                                                                                       ; 612     ; 17               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[2]~2                                                                                                                                                       ; 611     ; 16               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[3]~3                                                                                                                                                       ; 611     ; 16               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[4]~4                                                                                                                                                       ; 611     ; 16               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[5]~5                                                                                                                                                       ; 611     ; 16               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[6]~6                                                                                                                                                       ; 611     ; 16               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; 597     ; 55               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|write                                                                                                                      ; 523     ; 15               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                                                          ; 517     ; 18               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                                                          ; 517     ; 18               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                                                          ; 517     ; 18               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                                                          ; 517     ; 18               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                                                          ; 516     ; 17               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~5                                                                                                                                                                ; 514     ; 14               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~9                                                                                                                                                                ; 514     ; 14               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~13                                                                                                                                                               ; 514     ; 14               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~17                                                                                                                                                               ; 514     ; 14               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~21                                                                                                                                                               ; 514     ; 14               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~25                                                                                                                                                               ; 514     ; 14               ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|Add1~29                                                                                                                                                               ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[8]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[7]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[6]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[5]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[4]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[3]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[2]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]                                                                                                                  ; 514     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|~QUARTUS_CREATED_VCC~I ; 513     ; 499              ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|internal_out_ready~1                                                                                                       ; 513     ; 14               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~0                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~1                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[3]~3                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[4]~4                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[5]~5                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[6]~6                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[7]~7                                                                                                            ; 512     ; 13               ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[8]~8                                                                                                            ; 512     ; 13               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF                                                                                    ; Location                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0|altsyncram_d0t1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 24           ; 16           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 384    ; 16                          ; 20                          ; 16                          ; 20                          ; 320                 ; 1           ; 0     ; db/ur_ear_fpga_sim_audioblade.ram0_FE_FPGA_Microphone_Encoder_Decoder_5c1e977c.hdl.mif ; M20K_X140_Y30_N0                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_85j1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 611          ; 128          ; 611          ; yes                    ; no                      ; yes                    ; yes                     ; 78208  ; 128                         ; 611                         ; 128                         ; 611                         ; 78208               ; 16          ; 0     ; None                                                                                   ; M20K_X140_Y125_N0, M20K_X140_Y140_N0, M20K_X140_Y154_N0, M20K_X140_Y120_N0, M20K_X140_Y143_N0, M20K_X140_Y155_N0, M20K_X140_Y132_N0, M20K_X140_Y119_N0, M20K_X140_Y108_N0, M20K_X140_Y122_N0, M20K_X140_Y123_N0, M20K_X140_Y131_N0, M20K_X140_Y135_N0, M20K_X140_Y133_N0, M20K_X140_Y138_N0, M20K_X140_Y137_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; audioblade_system:i0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_75j1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 512          ; 128          ; 512          ; yes                    ; no                      ; yes                    ; yes                     ; 65536  ; 128                         ; 512                         ; 128                         ; 512                         ; 65536               ; 13          ; 0     ; None                                                                                   ; M20K_X140_Y110_N0, M20K_X140_Y105_N0, M20K_X140_Y115_N0, M20K_X140_Y111_N0, M20K_X140_Y103_N0, M20K_X140_Y109_N0, M20K_X140_Y117_N0, M20K_X140_Y113_N0, M20K_X140_Y112_N0, M20K_X140_Y114_N0, M20K_X140_Y116_N0, M20K_X140_Y121_N0, M20K_X140_Y118_N0                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 8           ; 0     ; seq_cal_soft_m20k.hex                                                                  ; M20K_X134_Y6_N0, M20K_X140_Y6_N0, M20K_X134_Y5_N0, M20K_X140_Y5_N0, M20K_X134_Y9_N0, M20K_X140_Y7_N0, M20K_X134_Y8_N0, M20K_X134_Y7_N0                                                                                                                                                                         ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_v1n1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 512          ; 512          ; 512          ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 512                         ; 512                         ; 512                         ; 512                         ; 262144              ; 13          ; 0     ; None                                                                                   ; M20K_X134_Y106_N0, M20K_X134_Y105_N0, M20K_X134_Y111_N0, M20K_X134_Y108_N0, M20K_X134_Y103_N0, M20K_X134_Y104_N0, M20K_X134_Y113_N0, M20K_X134_Y109_N0, M20K_X134_Y112_N0, M20K_X134_Y110_N0, M20K_X134_Y102_N0, M20K_X134_Y107_N0, M20K_X134_Y101_N0                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 49,873 / 2,248,138 ( 2 % )  ;
; C27 interconnects            ; 1,548 / 35,203 ( 4 % )      ;
; C4 interconnects             ; 43,443 / 1,597,544 ( 3 % )  ;
; Direct links                 ; 5,362 / 2,248,138 ( < 1 % ) ;
; Global clocks                ; 15 / 32 ( 47 % )            ;
; Periphery clocks             ; 0 / 739 ( 0 % )             ;
; R3 interconnects             ; 18,156 / 758,112 ( 2 % )    ;
; R32 interconnects            ; 496 / 66,605 ( < 1 % )      ;
; R32/C27 interconnect drivers ; 1,594 / 239,816 ( < 1 % )   ;
; R6 interconnects             ; 32,183 / 1,488,576 ( 2 % )  ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 31 / 660 ( 5 % )            ;
; Spine clocks                 ; 38 / 990 ( 4 % )            ;
; Spine feedthroughs           ; 0 / 736 ( 0 % )             ;
+------------------------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                             ;
+--------------------------------------------------------+-----------------+------+
; Resource                                               ; Usage           ; %    ;
+--------------------------------------------------------+-----------------+------+
;                                                        ;                 ;      ;
; Programmable power technology high-speed tiles         ; 594 / 13,367    ; 4 %  ;
; Programmable power technology low-power tiles          ; 12,773 / 13,367 ; 96 % ;
;     -- low-power tiles that are used by the design     ; 1,427 / 12,773  ; 11 % ;
;     -- unused tiles (low-power)                        ; 11,346 / 12,773 ; 89 % ;
;                                                        ;                 ;      ;
; Programmable power technology high-speed LAB tiles     ; 542 / 9,417     ; 6 %  ;
; Programmable power technology low-power LAB tiles      ; 8,875 / 9,417   ; 94 % ;
;     -- low-power LAB tiles that are used by the design ; 1,359 / 8,875   ; 15 % ;
;     -- unused LAB tiles (low-power)                    ; 7,516 / 8,875   ; 85 % ;
;                                                        ;                 ;      ;
+--------------------------------------------------------+-----------------+------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; Unreserved                  ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10AS066H2F34I1HG for design "ur_ear_fpga_sim_audioblade"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:30
Info (12627): Pin ~ALTERA_CLKUSR~ is reserved at location AK16
Info (18163): Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock.
Info (12623): DATA[0] dual-purpose pin not reserved
Info (11685): 4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "MSATA_A" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "MSATA_A(n)" File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 163
    Info (11684): Differential I/O pin "MSATA_B" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "MSATA_B(n)" File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 164
    Info (11684): Differential I/O pin "clk_200" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "clk_200(n)" File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 12
    Info (11684): Differential I/O pin "ddr_ref_clk_i" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "ddr_ref_clk_i(n)" File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 13
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (12677): No exact pin location assignment(s) for 1 pins of 403 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
Warning (11696): 2 I/O Standard assignments found for FPGA_memory_mem1_reset_n. Only the assignment assigned to FPGA_memory_mem1_reset_n will take effect
    Info (11697): FPGA_memory_mem1_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
Warning (11696): 2 I/O Standard assignments found for FPGA_memory_mem1_reset_n. Only the assignment assigned to FPGA_memory_mem1_reset_n will take effect
    Info (11697): FPGA_memory_mem1_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
Warning (11696): 2 I/O Standard assignments found for hps_memory_mem_reset_n. Only the assignment assigned to hps_memory_mem_reset_n will take effect
    Info (11697): hps_memory_mem_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
Warning (11696): 2 I/O Standard assignments found for hps_memory_mem_reset_n. Only the assignment assigned to hps_memory_mem_reset_n will take effect
    Info (11697): hps_memory_mem_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Warning (11696): 2 I/O Standard assignments found for FPGA_memory_mem1_reset_n. Only the assignment assigned to FPGA_memory_mem1_reset_n will take effect
    Info (11697): FPGA_memory_mem1_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
Warning (11696): 2 I/O Standard assignments found for FPGA_memory_mem1_reset_n. Only the assignment assigned to FPGA_memory_mem1_reset_n will take effect
    Info (11697): FPGA_memory_mem1_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 32
Warning (11696): 2 I/O Standard assignments found for hps_memory_mem_reset_n. Only the assignment assigned to hps_memory_mem_reset_n will take effect
    Info (11697): hps_memory_mem_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
Warning (11696): 2 I/O Standard assignments found for hps_memory_mem_reset_n. Only the assignment assigned to hps_memory_mem_reset_n will take effect
    Info (11697): hps_memory_mem_reset_n has I/O Standard set to 1.2 V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
    Info (11697): audioblade_system:i0|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 89
Info (16210): Plan updated with currently enabled project assignments.
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:03
Critical Warning (17951): There are 23 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Critical Warning (18655): There are 23 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (11178): Promoted 12 clocks (12 global)
    Info (13173): audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_cold_rst_n[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I20
    Info (13173): audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|h2f_rst_n[0]~CLKENA0 (4 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
    Info (13173): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (1832 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I16
    Info (13173): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[5]~CLKENA0 (18923 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I22
    Info (13173): audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]~CLKENA0 (530 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I28
    Info (13173): audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]~CLKENA0 (59 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I18
    Info (13173): audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[2]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I29
    Info (13173): audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[3]~CLKENA0 (81 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I31
    Info (13173): audioblade_system:i0|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[4]~CLKENA0 (195 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I30
    Info (13173): pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[0]~CLKENA0 (2007 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I23
    Info (13173): pll:pll_entity|pll_altera_iopll_180_di77tzi:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll|outclk[1]~CLKENA0 (33 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I17
    Info (13173): audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces|spim0_sclk_out[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1F_G_I5
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (13173): audioblade_system:i0|audioblade_system_altera_emif_180_hqphmvy:emif_0|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I19
    Info (13173): audioblade_system:i0|audioblade_system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (15237 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I26
    Info (13173): clk_200~inputCLKENA0 (21 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I24
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'audioblade.sdc'
Warning (332174): Ignored filter at audioblade.sdc(39): *|sd1~sn_adc_ts_clk.reg could not be matched with a node File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 39
Warning (332049): Ignored create_clock at audioblade.sdc(39): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 39
    Info (332050): create_clock -name {altera_ts_clk} -period 1000.000 -waveform { 0.000 500.000 } [get_nodes {*|sd1~sn_adc_ts_clk.reg}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 39
Warning (332174): Ignored filter at audioblade.sdc(40): refclk_1C_p could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 40
Warning (332049): Ignored create_clock at audioblade.sdc(40): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 40
    Info (332050): create_clock -name {refclk_1C_p} -period 8.000 -waveform { 0.000 4.000 } [get_ports {refclk_1C_p}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 40
Warning (332174): Ignored filter at audioblade.sdc(41): refclk_1D_p could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 41
Warning (332049): Ignored create_clock at audioblade.sdc(41): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 41
    Info (332050): create_clock -name {refclk_1D_p} -period 8.000 -waveform { 0.000 4.000 } [get_ports {refclk_1D_p}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 41
Warning (332174): Ignored filter at audioblade.sdc(42): refclk_1E_p could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 42
Warning (332049): Ignored create_clock at audioblade.sdc(42): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 42
    Info (332050): create_clock -name {refclk_1E_p} -period 8.000 -waveform { 0.000 4.000 } [get_ports {refclk_1E_p}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 42
Warning (332174): Ignored filter at audioblade.sdc(43): refclk_1F_p could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 43
Warning (332049): Ignored create_clock at audioblade.sdc(43): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 43
    Info (332050): create_clock -name {refclk_1F_p} -period 8.000 -waveform { 0.000 4.000 } [get_ports {refclk_1F_p}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 43
Warning (332174): Ignored filter at audioblade.sdc(45): pcie_refclk_clk could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 45
Warning (332049): Ignored create_clock at audioblade.sdc(45): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 45
    Info (332050): create_clock -name {pcie_refclk_clk} -period 8.000 -waveform { 0.000 4.000 } [get_ports {pcie_refclk_clk}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 45
Warning (332174): Ignored filter at audioblade.sdc(46): altera_reserved_tck could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 46
Warning (332049): Ignored create_clock at audioblade.sdc(46): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 46
    Info (332050): create_clock -name {altera_reserved_tck} -period 41.660 -waveform { 0.000 20.830 } [get_ports {altera_reserved_tck}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 46
Warning (332174): Ignored filter at audioblade.sdc(56): sfp_refclk_1F_p could not be matched with a port File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 56
Warning (332049): Ignored create_clock at audioblade.sdc(56): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 56
    Info (332050): create_clock -name {sfp_refclk_1F_p} -period 8.000 -waveform { 0.000 4.000 } [get_ports {sfp_refclk_1F_p}] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 56
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at audioblade.sdc(340): altera_reserved_tck could not be matched with a clock File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 340
Warning (332049): Ignored set_clock_groups at audioblade.sdc(340): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 340
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 340
Warning (332174): Ignored filter at audioblade.sdc(341): AD1939_ADC_ABCLK could not be matched with a clock File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 341
Warning (332174): Ignored filter at audioblade.sdc(341): AD1939_ADC_ALRCLK could not be matched with a clock File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.sdc Line: 341
Info (332104): Reading SDC File: 'audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: FPGA_memory_mem1_dqs[0]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: FPGA_memory_mem1_dqs[1]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: FPGA_memory_mem1_dqs[2]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: FPGA_memory_mem1_dqs[3]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Info (332104): Reading SDC File: 'audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc'
Warning (332174): Ignored filter at audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc(1): *|fpga_interfaces|s2f_user0_clk* could not be matched with a pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc Line: 1
Warning (332049): Ignored create_clock at audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc(1): Argument <targets> is an empty collection File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc Line: 1
    Info (332050): create_clock -period 10.0 [get_pins -compatibility_mode *|fpga_interfaces|s2f_user0_clk*] File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc Line: 1
Info (332104): Reading SDC File: 'audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: hps_memory_mem_dqs[0]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: hps_memory_mem_dqs[1]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: hps_memory_mem_dqs[2]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: hps_memory_mem_dqs[3]_IN
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (114001): Time value "0.83299999999999996 ns" truncated to "0.832 ns"
Warning (332043): Overwriting existing clock: hps_memory_mem_dqs[4]_IN
Warning (332060): Node: audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|sclk_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|send_shift[15] is being clocked by audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave|sclk_counter
Warning (332060): Node: audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|sclk_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|send_shift[15] is being clocked by audioblade_system:i0|FE_AD4020_v1:fe_ad4020_right|spi_commands:spi_AD4020|spi_abstract:spi_slave|sclk_counter
Warning (332060): Node: audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|sclk_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|send_shift[23] is being clocked by audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave|sclk_counter
Warning (332060): Node: audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|sclk_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|send_shift[23] is being clocked by audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_right|spi_commands:spi_AD5791|spi_abstract:spi_slave|sclk_counter
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_entity|iopll_0|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: pll_entity|iopll_0|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: i0|pll_using_ad1939_mclk|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 81.380
    Warning (332056): Node: i0|pll_using_ad1939_mclk|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 81.380
    Warning (332056): Node: i0|pll_using_ad1939_mclk|altera_iopll_i|twentynm_pll|iopll_inst|outclk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 81.380
    Warning (332056): Node: i0|pll_using_ad1939_mclk|altera_iopll_i|twentynm_pll|iopll_inst|outclk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 81.380
    Warning (332056): Node: i0|pll_using_ad1939_mclk|altera_iopll_i|twentynm_pll|iopll_inst|outclk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 81.380
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 59 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   81.380 AD1939_ABCLK
    Info (332111): 5208.333 AD1939_ALRCLK
    Info (332111):   81.380  AD1939_MCLK
    Info (332111):   20.000   fpga_clk_i
    Info (332111):    0.832 FPGA_memory_mem1_dqs[0]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[1]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[2]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[3]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[4]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[5]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[6]_IN
    Info (332111):    0.832 FPGA_memory_mem1_dqs[7]_IN
    Info (332111): 2500.000 hps_i2c_internal
    Info (332111):    0.832 hps_memory_mem_dqs[0]_IN
    Info (332111):    0.832 hps_memory_mem_dqs[1]_IN
    Info (332111):    0.832 hps_memory_mem_dqs[2]_IN
    Info (332111):    0.832 hps_memory_mem_dqs[3]_IN
    Info (332111):    0.832 hps_memory_mem_dqs[4]_IN
    Info (332111):   10.000 hps_spim0_sclk_out
    Info (332111):    6.666 i0|emif_0_core_cal_slave_clk
    Info (332111):    9.999 i0|emif_0_core_extra_clk_0
    Info (332111):    3.333 i0|emif_0_core_usr_clk
    Info (332111):    1.666 i0|emif_0_phy_clk_0
    Info (332111):    1.666 i0|emif_0_phy_clk_1
    Info (332111):    1.666 i0|emif_0_phy_clk_2
    Info (332111):    3.333 i0|emif_0_phy_clk_l_0
    Info (332111):    3.333 i0|emif_0_phy_clk_l_1
    Info (332111):    3.333 i0|emif_0_phy_clk_l_2
    Info (332111):    0.833 i0|emif_0_vco_clk
    Info (332111):    0.833 i0|emif_0_vco_clk_1
    Info (332111):    0.833 i0|emif_0_vco_clk_2
    Info (332111):    0.833 i0|emif_0_wf_clk_0
    Info (332111):    0.833 i0|emif_0_wf_clk_1
    Info (332111):    0.833 i0|emif_0_wf_clk_2
    Info (332111):    0.833 i0|emif_0_wf_clk_3
    Info (332111):    0.833 i0|emif_0_wf_clk_4
    Info (332111):    0.833 i0|emif_0_wf_clk_5
    Info (332111):    0.833 i0|emif_0_wf_clk_6
    Info (332111):    0.833 i0|emif_0_wf_clk_7
    Info (332111):    0.833 i0|emif_0_wf_clk_8
    Info (332111):    0.833 i0|emif_0_wf_clk_9
    Info (332111):    0.833 i0|emif_0_wf_clk_10
    Info (332111):    1.666 i0|emif_a10_hps_0_phy_clk_0
    Info (332111):    1.666 i0|emif_a10_hps_0_phy_clk_1
    Info (332111):    1.666 i0|emif_a10_hps_0_phy_clk_l_0
    Info (332111):    1.666 i0|emif_a10_hps_0_phy_clk_l_1
    Info (332111):    0.833 i0|emif_a10_hps_0_vco_clk_0
    Info (332111):    0.833 i0|emif_a10_hps_0_vco_clk_1
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_0
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_1
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_2
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_3
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_4
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_5
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_6
    Info (332111):    0.833 i0|emif_a10_hps_0_wf_clk_7
    Info (332111):    3.333 pio_system|emif_0_ref_clock
    Info (332111):    3.333 pio_system|emif_a10_hps_0_ref_clock
    Info (332111):    8.000 ~ALTERA_CLKUSR~
Info (176235): Finished register packing
    Extra Info (176218): Packed 1667 registers into blocks of type Block RAM
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:44
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:43
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:58
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:35
Info (11888): Total time spent on timing analysis during Placement is 30.59 seconds.
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X136_Y118 to location X148_Y129
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during Routing is 21.72 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:22
Info (11888): Total time spent on timing analysis during Post-Routing is 2.25 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:02:27
Warning (12620): Input port OE of I/O output buffer "I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 201
Warning (12620): Input port OE of I/O output buffer "I2C_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 202
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "DB25_GPIO[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 211
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "P3_GPIO[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 212
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 70
Warning (12620): Input port OE of I/O output buffer "hps_i2c0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 71
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/output_files/ur_ear_fpga_sim_audioblade.fit.smsg
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 396 warnings
    Info: Peak virtual memory: 17126 megabytes
    Info: Processing ended: Wed Dec 02 08:41:36 2020
    Info: Elapsed time: 00:08:59
    Info: Total CPU time (on all processors): 00:23:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/output_files/ur_ear_fpga_sim_audioblade.fit.smsg.


