
Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009288  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08009488  08009488  0000a488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095d0  080095d0  0000b1a0  2**0
                  CONTENTS
  4 .ARM          00000008  080095d0  080095d0  0000a5d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095d8  080095d8  0000b1a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095d8  080095d8  0000a5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080095dc  080095dc  0000a5dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080095e0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000060  08009640  0000b060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000100  080096e0  0000b100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000052d0  200001a0  08009780  0000b1a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20005470  08009780  0000b470  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00023ac7  00000000  00000000  0000b1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004527  00000000  00000000  0002ec95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b58  00000000  00000000  000331c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001550  00000000  00000000  00034d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00004aaf  00000000  00000000  00036268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020dff  00000000  00000000  0003ad17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001131e3  00000000  00000000  0005bb16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0016ecf9  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007994  00000000  00000000  0016ed3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000063  00000000  00000000  001766d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001a0 	.word	0x200001a0
 800021c:	00000000 	.word	0x00000000
 8000220:	08009470 	.word	0x08009470

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a4 	.word	0x200001a4
 800023c:	08009470 	.word	0x08009470

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <HAL_GPIO_EXTI_Callback>:
uint8_t count = 0;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005f0:	d104      	bne.n	80005fc <HAL_GPIO_EXTI_Callback+0x1c>
		osSemaphoreRelease(semButtonHandle);
 80005f2:	4b04      	ldr	r3, [pc, #16]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x24>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f004 ff5a 	bl	80054b0 <osSemaphoreRelease>
	}
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000860 	.word	0x20000860

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fe5b 	bl	80012c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f850 	bl	80006b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 f9be 	bl	8000994 <MX_GPIO_Init>
  MX_ETH_Init();
 8000618:	f000 f910 	bl	800083c <MX_ETH_Init>
  MX_USART3_UART_Init();
 800061c:	f000 f95c 	bl	80008d8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000620:	f000 f98a 	bl	8000938 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000624:	f000 f8b8 	bl	8000798 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000628:	f004 fd30 	bl	800508c <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semButton */
  semButtonHandle = osSemaphoreNew(1, 0, &semButton_attributes);
 800062c:	4a15      	ldr	r2, [pc, #84]	@ (8000684 <main+0x7c>)
 800062e:	2100      	movs	r1, #0
 8000630:	2001      	movs	r0, #1
 8000632:	f004 fe3b 	bl	80052ac <osSemaphoreNew>
 8000636:	4603      	mov	r3, r0
 8000638:	4a13      	ldr	r2, [pc, #76]	@ (8000688 <main+0x80>)
 800063a:	6013      	str	r3, [r2, #0]

  /* creation of semADC */
  semADCHandle = osSemaphoreNew(1, 0, &semADC_attributes);
 800063c:	4a13      	ldr	r2, [pc, #76]	@ (800068c <main+0x84>)
 800063e:	2100      	movs	r1, #0
 8000640:	2001      	movs	r0, #1
 8000642:	f004 fe33 	bl	80052ac <osSemaphoreNew>
 8000646:	4603      	mov	r3, r0
 8000648:	4a11      	ldr	r2, [pc, #68]	@ (8000690 <main+0x88>)
 800064a:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (32, sizeof(uint16_t), &myQueue01_attributes);
 800064c:	4a11      	ldr	r2, [pc, #68]	@ (8000694 <main+0x8c>)
 800064e:	2102      	movs	r1, #2
 8000650:	2020      	movs	r0, #32
 8000652:	f004 ff85 	bl	8005560 <osMessageQueueNew>
 8000656:	4603      	mov	r3, r0
 8000658:	4a0f      	ldr	r2, [pc, #60]	@ (8000698 <main+0x90>)
 800065a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTaskP */
  myTaskPHandle = osThreadNew(StartTaskP, NULL, &myTaskP_attributes);
 800065c:	4a0f      	ldr	r2, [pc, #60]	@ (800069c <main+0x94>)
 800065e:	2100      	movs	r1, #0
 8000660:	480f      	ldr	r0, [pc, #60]	@ (80006a0 <main+0x98>)
 8000662:	f004 fd7d 	bl	8005160 <osThreadNew>
 8000666:	4603      	mov	r3, r0
 8000668:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <main+0x9c>)
 800066a:	6013      	str	r3, [r2, #0]

  /* creation of myTaskC */
  myTaskCHandle = osThreadNew(StartTaskC, NULL, &myTaskC_attributes);
 800066c:	4a0e      	ldr	r2, [pc, #56]	@ (80006a8 <main+0xa0>)
 800066e:	2100      	movs	r1, #0
 8000670:	480e      	ldr	r0, [pc, #56]	@ (80006ac <main+0xa4>)
 8000672:	f004 fd75 	bl	8005160 <osThreadNew>
 8000676:	4603      	mov	r3, r0
 8000678:	4a0d      	ldr	r2, [pc, #52]	@ (80006b0 <main+0xa8>)
 800067a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800067c:	f004 fd3a 	bl	80050f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <main+0x78>
 8000684:	08009564 	.word	0x08009564
 8000688:	20000860 	.word	0x20000860
 800068c:	08009574 	.word	0x08009574
 8000690:	20000864 	.word	0x20000864
 8000694:	0800954c 	.word	0x0800954c
 8000698:	2000085c 	.word	0x2000085c
 800069c:	08009504 	.word	0x08009504
 80006a0:	08000ae9 	.word	0x08000ae9
 80006a4:	20000854 	.word	0x20000854
 80006a8:	08009528 	.word	0x08009528
 80006ac:	08000b79 	.word	0x08000b79
 80006b0:	20000858 	.word	0x20000858

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b094      	sub	sp, #80	@ 0x50
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	f107 031c 	add.w	r3, r7, #28
 80006be:	2234      	movs	r2, #52	@ 0x34
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f008 f9fe 	bl	8008ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c8:	f107 0308 	add.w	r3, r7, #8
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006d8:	f002 f826 	bl	8002728 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000790 <SystemClock_Config+0xdc>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000790 <SystemClock_Config+0xdc>)
 80006e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006e8:	4b29      	ldr	r3, [pc, #164]	@ (8000790 <SystemClock_Config+0xdc>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006f4:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <SystemClock_Config+0xe0>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006fc:	4a25      	ldr	r2, [pc, #148]	@ (8000794 <SystemClock_Config+0xe0>)
 80006fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000702:	6013      	str	r3, [r2, #0]
 8000704:	4b23      	ldr	r3, [pc, #140]	@ (8000794 <SystemClock_Config+0xe0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000710:	2301      	movs	r3, #1
 8000712:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000714:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000718:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071a:	2302      	movs	r3, #2
 800071c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800071e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000722:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000724:	2304      	movs	r3, #4
 8000726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000728:	2360      	movs	r3, #96	@ 0x60
 800072a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072c:	2302      	movs	r3, #2
 800072e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000730:	2304      	movs	r3, #4
 8000732:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000734:	2302      	movs	r3, #2
 8000736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000738:	f107 031c 	add.w	r3, r7, #28
 800073c:	4618      	mov	r0, r3
 800073e:	f002 f853 	bl	80027e8 <HAL_RCC_OscConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000748:	f000 faa4 	bl	8000c94 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800074c:	f001 fffc 	bl	8002748 <HAL_PWREx_EnableOverDrive>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000756:	f000 fa9d 	bl	8000c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075a:	230f      	movs	r3, #15
 800075c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075e:	2302      	movs	r3, #2
 8000760:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800076a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000770:	f107 0308 	add.w	r3, r7, #8
 8000774:	2103      	movs	r1, #3
 8000776:	4618      	mov	r0, r3
 8000778:	f002 fae4 	bl	8002d44 <HAL_RCC_ClockConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000782:	f000 fa87 	bl	8000c94 <Error_Handler>
  }
}
 8000786:	bf00      	nop
 8000788:	3750      	adds	r7, #80	@ 0x50
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800
 8000794:	40007000 	.word	0x40007000

08000798 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800079e:	463b      	mov	r3, r7
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007aa:	4b21      	ldr	r3, [pc, #132]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007ac:	4a21      	ldr	r2, [pc, #132]	@ (8000834 <MX_ADC1_Init+0x9c>)
 80007ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007be:	4b1c      	ldr	r3, [pc, #112]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ca:	4b19      	ldr	r3, [pc, #100]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d2:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007da:	4a17      	ldr	r2, [pc, #92]	@ (8000838 <MX_ADC1_Init+0xa0>)
 80007dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007de:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007f8:	480d      	ldr	r0, [pc, #52]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007fa:	f000 fdb5 	bl	8001368 <HAL_ADC_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000804:	f000 fa46 	bl	8000c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000808:	2309      	movs	r3, #9
 800080a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800080c:	2301      	movs	r3, #1
 800080e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000814:	463b      	mov	r3, r7
 8000816:	4619      	mov	r1, r3
 8000818:	4805      	ldr	r0, [pc, #20]	@ (8000830 <MX_ADC1_Init+0x98>)
 800081a:	f000 fde9 	bl	80013f0 <HAL_ADC_ConfigChannel>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000824:	f000 fa36 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000828:	bf00      	nop
 800082a:	3710      	adds	r7, #16
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200001f4 	.word	0x200001f4
 8000834:	40012000 	.word	0x40012000
 8000838:	0f000001 	.word	0x0f000001

0800083c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000840:	4b1f      	ldr	r3, [pc, #124]	@ (80008c0 <MX_ETH_Init+0x84>)
 8000842:	4a20      	ldr	r2, [pc, #128]	@ (80008c4 <MX_ETH_Init+0x88>)
 8000844:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000846:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <MX_ETH_Init+0x8c>)
 8000848:	2200      	movs	r2, #0
 800084a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800084c:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_ETH_Init+0x8c>)
 800084e:	2280      	movs	r2, #128	@ 0x80
 8000850:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000852:	4b1d      	ldr	r3, [pc, #116]	@ (80008c8 <MX_ETH_Init+0x8c>)
 8000854:	22e1      	movs	r2, #225	@ 0xe1
 8000856:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000858:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <MX_ETH_Init+0x8c>)
 800085a:	2200      	movs	r2, #0
 800085c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800085e:	4b1a      	ldr	r3, [pc, #104]	@ (80008c8 <MX_ETH_Init+0x8c>)
 8000860:	2200      	movs	r2, #0
 8000862:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000864:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <MX_ETH_Init+0x8c>)
 8000866:	2200      	movs	r2, #0
 8000868:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800086a:	4b15      	ldr	r3, [pc, #84]	@ (80008c0 <MX_ETH_Init+0x84>)
 800086c:	4a16      	ldr	r2, [pc, #88]	@ (80008c8 <MX_ETH_Init+0x8c>)
 800086e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000870:	4b13      	ldr	r3, [pc, #76]	@ (80008c0 <MX_ETH_Init+0x84>)
 8000872:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000876:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000878:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <MX_ETH_Init+0x84>)
 800087a:	4a14      	ldr	r2, [pc, #80]	@ (80008cc <MX_ETH_Init+0x90>)
 800087c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800087e:	4b10      	ldr	r3, [pc, #64]	@ (80008c0 <MX_ETH_Init+0x84>)
 8000880:	4a13      	ldr	r2, [pc, #76]	@ (80008d0 <MX_ETH_Init+0x94>)
 8000882:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000884:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <MX_ETH_Init+0x84>)
 8000886:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800088a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800088c:	480c      	ldr	r0, [pc, #48]	@ (80008c0 <MX_ETH_Init+0x84>)
 800088e:	f001 f8e5 	bl	8001a5c <HAL_ETH_Init>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000898:	f000 f9fc 	bl	8000c94 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800089c:	2238      	movs	r2, #56	@ 0x38
 800089e:	2100      	movs	r1, #0
 80008a0:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <MX_ETH_Init+0x98>)
 80008a2:	f008 f90f 	bl	8008ac4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <MX_ETH_Init+0x98>)
 80008a8:	2221      	movs	r2, #33	@ 0x21
 80008aa:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <MX_ETH_Init+0x98>)
 80008ae:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80008b2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008b4:	4b07      	ldr	r3, [pc, #28]	@ (80008d4 <MX_ETH_Init+0x98>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	2000023c 	.word	0x2000023c
 80008c4:	40028000 	.word	0x40028000
 80008c8:	200008ec 	.word	0x200008ec
 80008cc:	20000100 	.word	0x20000100
 80008d0:	20000060 	.word	0x20000060
 80008d4:	200001bc 	.word	0x200001bc

080008d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008dc:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008de:	4a15      	ldr	r2, [pc, #84]	@ (8000934 <MX_USART3_UART_Init+0x5c>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090e:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 800091c:	f003 fb60 	bl	8003fe0 <HAL_UART_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000926:	f000 f9b5 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200002ec 	.word	0x200002ec
 8000934:	40004800 	.word	0x40004800

08000938 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800093e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000942:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000946:	2206      	movs	r2, #6
 8000948:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094c:	2202      	movs	r2, #2
 800094e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000952:	2200      	movs	r2, #0
 8000954:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000958:	2202      	movs	r2, #2
 800095a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095e:	2201      	movs	r2, #1
 8000960:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000964:	2200      	movs	r2, #0
 8000966:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800096a:	2200      	movs	r2, #0
 800096c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800096e:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000970:	2201      	movs	r2, #1
 8000972:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000976:	2200      	movs	r2, #0
 8000978:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	@ (8000990 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097c:	f001 fd9a 	bl	80024b4 <HAL_PCD_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000986:	f000 f985 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000374 	.word	0x20000374

08000994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08c      	sub	sp, #48	@ 0x30
 8000998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
 80009a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009aa:	4b4b      	ldr	r3, [pc, #300]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a4a      	ldr	r2, [pc, #296]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009b0:	f043 0304 	orr.w	r3, r3, #4
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b6:	4b48      	ldr	r3, [pc, #288]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	61bb      	str	r3, [r7, #24]
 80009c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	4b45      	ldr	r3, [pc, #276]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a44      	ldr	r2, [pc, #272]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b42      	ldr	r3, [pc, #264]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b3f      	ldr	r3, [pc, #252]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a3e      	ldr	r2, [pc, #248]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b39      	ldr	r3, [pc, #228]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a38      	ldr	r2, [pc, #224]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b36      	ldr	r3, [pc, #216]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0a:	4b33      	ldr	r3, [pc, #204]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a32      	ldr	r2, [pc, #200]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a10:	f043 0308 	orr.w	r3, r3, #8
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b30      	ldr	r3, [pc, #192]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0308 	and.w	r3, r3, #8
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a22:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a2c      	ldr	r2, [pc, #176]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad8 <MX_GPIO_Init+0x144>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000a40:	4826      	ldr	r0, [pc, #152]	@ (8000adc <MX_GPIO_Init+0x148>)
 8000a42:	f001 fd05 	bl	8002450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a46:	2200      	movs	r2, #0
 8000a48:	2140      	movs	r1, #64	@ 0x40
 8000a4a:	4825      	ldr	r0, [pc, #148]	@ (8000ae0 <MX_GPIO_Init+0x14c>)
 8000a4c:	f001 fd00 	bl	8002450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a56:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a60:	f107 031c 	add.w	r3, r7, #28
 8000a64:	4619      	mov	r1, r3
 8000a66:	481f      	ldr	r0, [pc, #124]	@ (8000ae4 <MX_GPIO_Init+0x150>)
 8000a68:	f001 fb46 	bl	80020f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a6c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7e:	f107 031c 	add.w	r3, r7, #28
 8000a82:	4619      	mov	r1, r3
 8000a84:	4815      	ldr	r0, [pc, #84]	@ (8000adc <MX_GPIO_Init+0x148>)
 8000a86:	f001 fb37 	bl	80020f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a8a:	2340      	movs	r3, #64	@ 0x40
 8000a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	2300      	movs	r3, #0
 8000a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	480f      	ldr	r0, [pc, #60]	@ (8000ae0 <MX_GPIO_Init+0x14c>)
 8000aa2:	f001 fb29 	bl	80020f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000aa6:	2380      	movs	r3, #128	@ 0x80
 8000aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ab2:	f107 031c 	add.w	r3, r7, #28
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <MX_GPIO_Init+0x14c>)
 8000aba:	f001 fb1d 	bl	80020f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2105      	movs	r1, #5
 8000ac2:	2028      	movs	r0, #40	@ 0x28
 8000ac4:	f000 ffa0 	bl	8001a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ac8:	2028      	movs	r0, #40	@ 0x28
 8000aca:	f000 ffb9 	bl	8001a40 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ace:	bf00      	nop
 8000ad0:	3730      	adds	r7, #48	@ 0x30
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020400 	.word	0x40020400
 8000ae0:	40021800 	.word	0x40021800
 8000ae4:	40020800 	.word	0x40020800

08000ae8 <StartTaskP>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskP */
void StartTaskP(void *argument)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b094      	sub	sp, #80	@ 0x50
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	//uint16_t signal = 0;

  /* Infinite loop */
  for(;;)
  {
    osSemaphoreAcquire(semButtonHandle, osWaitForever);
 8000af0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <StartTaskP+0x78>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f04f 31ff 	mov.w	r1, #4294967295
 8000af8:	4618      	mov	r0, r3
 8000afa:	f004 fc73 	bl	80053e4 <osSemaphoreAcquire>
    if(count == 0){
 8000afe:	4b19      	ldr	r3, [pc, #100]	@ (8000b64 <StartTaskP+0x7c>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d114      	bne.n	8000b30 <StartTaskP+0x48>
    	snprintf(buf, sizeof(buf), "Iniciando Processo \r \n");
 8000b06:	f107 0310 	add.w	r3, r7, #16
 8000b0a:	4a17      	ldr	r2, [pc, #92]	@ (8000b68 <StartTaskP+0x80>)
 8000b0c:	2140      	movs	r1, #64	@ 0x40
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f007 ffa4 	bl	8008a5c <sniprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fb91 	bl	8000240 <strlen>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	b29a      	uxth	r2, r3
 8000b22:	f107 0110 	add.w	r1, r7, #16
 8000b26:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2a:	4810      	ldr	r0, [pc, #64]	@ (8000b6c <StartTaskP+0x84>)
 8000b2c:	f003 faa6 	bl	800407c <HAL_UART_Transmit>
    }
    for(int i = 0; i<32; i++){
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	e00b      	b.n	8000b4e <StartTaskP+0x66>
    	/*HAL_ADC_Start(&hadc1);
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
		signal = HAL_ADC_GetValue(&hadc1);*/
		osMessageQueuePut(myQueue01Handle, &i, NULL, HAL_MAX_DELAY);
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <StartTaskP+0x88>)
 8000b38:	6818      	ldr	r0, [r3, #0]
 8000b3a:	f107 010c 	add.w	r1, r7, #12
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	2200      	movs	r2, #0
 8000b44:	f004 fd92 	bl	800566c <osMessageQueuePut>
    for(int i = 0; i<32; i++){
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	2b1f      	cmp	r3, #31
 8000b52:	ddf0      	ble.n	8000b36 <StartTaskP+0x4e>
    }
    osSemaphoreRelease(semADCHandle);
 8000b54:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <StartTaskP+0x8c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f004 fca9 	bl	80054b0 <osSemaphoreRelease>
    osSemaphoreAcquire(semButtonHandle, osWaitForever);
 8000b5e:	e7c7      	b.n	8000af0 <StartTaskP+0x8>
 8000b60:	20000860 	.word	0x20000860
 8000b64:	200008e8 	.word	0x200008e8
 8000b68:	080094b8 	.word	0x080094b8
 8000b6c:	200002ec 	.word	0x200002ec
 8000b70:	2000085c 	.word	0x2000085c
 8000b74:	20000864 	.word	0x20000864

08000b78 <StartTaskC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskC */
void StartTaskC(void *argument)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b098      	sub	sp, #96	@ 0x60
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskC */
	uint16_t value;
	uint32_t sum = 0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint32_t total_avg = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	65bb      	str	r3, [r7, #88]	@ 0x58
	char buf[64];
  /* Infinite loop */
  for(;;)
  {
	osSemaphoreAcquire(semADCHandle, osWaitForever);
 8000b88:	4b32      	ldr	r3, [pc, #200]	@ (8000c54 <StartTaskC+0xdc>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b90:	4618      	mov	r0, r3
 8000b92:	f004 fc27 	bl	80053e4 <osSemaphoreAcquire>
    for(int i = 0; i<32; i++){
 8000b96:	2300      	movs	r3, #0
 8000b98:	657b      	str	r3, [r7, #84]	@ 0x54
 8000b9a:	e011      	b.n	8000bc0 <StartTaskC+0x48>
    	osMessageQueueGet(myQueue01Handle, &value, NULL, osWaitForever);
 8000b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c58 <StartTaskC+0xe0>)
 8000b9e:	6818      	ldr	r0, [r3, #0]
 8000ba0:	f107 014e 	add.w	r1, r7, #78	@ 0x4e
 8000ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f004 fdd3 	bl	8005754 <osMessageQueueGet>
    	sum += value;
 8000bae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bb6:	4413      	add	r3, r2
 8000bb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for(int i = 0; i<32; i++){
 8000bba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8000bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000bc2:	2b1f      	cmp	r3, #31
 8000bc4:	ddea      	ble.n	8000b9c <StartTaskC+0x24>
    }
    g_avg[count] = sum/32;
 8000bc6:	4b25      	ldr	r3, [pc, #148]	@ (8000c5c <StartTaskC+0xe4>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	4619      	mov	r1, r3
 8000bcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bce:	095b      	lsrs	r3, r3, #5
 8000bd0:	4a23      	ldr	r2, [pc, #140]	@ (8000c60 <StartTaskC+0xe8>)
 8000bd2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    count++;
 8000bd6:	4b21      	ldr	r3, [pc, #132]	@ (8000c5c <StartTaskC+0xe4>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	4b1f      	ldr	r3, [pc, #124]	@ (8000c5c <StartTaskC+0xe4>)
 8000be0:	701a      	strb	r2, [r3, #0]
    sum = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if(count == 32){
 8000be6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <StartTaskC+0xe4>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b20      	cmp	r3, #32
 8000bec:	d12b      	bne.n	8000c46 <StartTaskC+0xce>
    	for(int i = 0; i<32; i++){
 8000bee:	2300      	movs	r3, #0
 8000bf0:	653b      	str	r3, [r7, #80]	@ 0x50
 8000bf2:	e009      	b.n	8000c08 <StartTaskC+0x90>
    		total_avg += g_avg[i];
 8000bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c60 <StartTaskC+0xe8>)
 8000bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000bfe:	4413      	add	r3, r2
 8000c00:	65bb      	str	r3, [r7, #88]	@ 0x58
    	for(int i = 0; i<32; i++){
 8000c02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c04:	3301      	adds	r3, #1
 8000c06:	653b      	str	r3, [r7, #80]	@ 0x50
 8000c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c0a:	2b1f      	cmp	r3, #31
 8000c0c:	ddf2      	ble.n	8000bf4 <StartTaskC+0x7c>
    	}
    	total_avg = total_avg/32;
 8000c0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c10:	095b      	lsrs	r3, r3, #5
 8000c12:	65bb      	str	r3, [r7, #88]	@ 0x58
    	snprintf(buf, sizeof(buf), "Finished. Average: %lu \r \n", total_avg);
 8000c14:	f107 000c 	add.w	r0, r7, #12
 8000c18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c1a:	4a12      	ldr	r2, [pc, #72]	@ (8000c64 <StartTaskC+0xec>)
 8000c1c:	2140      	movs	r1, #64	@ 0x40
 8000c1e:	f007 ff1d 	bl	8008a5c <sniprintf>
    	HAL_UART_Transmit(&huart3, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8000c22:	f107 030c 	add.w	r3, r7, #12
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fb0a 	bl	8000240 <strlen>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	f107 010c 	add.w	r1, r7, #12
 8000c34:	f04f 33ff 	mov.w	r3, #4294967295
 8000c38:	480b      	ldr	r0, [pc, #44]	@ (8000c68 <StartTaskC+0xf0>)
 8000c3a:	f003 fa1f 	bl	800407c <HAL_UART_Transmit>
    	count = 0;
 8000c3e:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <StartTaskC+0xe4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
 8000c44:	e7a0      	b.n	8000b88 <StartTaskC+0x10>
    }
    else{
    	osSemaphoreRelease(semButtonHandle);
 8000c46:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <StartTaskC+0xf4>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f004 fc30 	bl	80054b0 <osSemaphoreRelease>
	osSemaphoreAcquire(semADCHandle, osWaitForever);
 8000c50:	e79a      	b.n	8000b88 <StartTaskC+0x10>
 8000c52:	bf00      	nop
 8000c54:	20000864 	.word	0x20000864
 8000c58:	2000085c 	.word	0x2000085c
 8000c5c:	200008e8 	.word	0x200008e8
 8000c60:	20000868 	.word	0x20000868
 8000c64:	080094d0 	.word	0x080094d0
 8000c68:	200002ec 	.word	0x200002ec
 8000c6c:	20000860 	.word	0x20000860

08000c70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a04      	ldr	r2, [pc, #16]	@ (8000c90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d101      	bne.n	8000c86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c82:	f000 fb2d 	bl	80012e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c86:	bf00      	nop
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40001000 	.word	0x40001000

08000c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c98:	b672      	cpsid	i
}
 8000c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <Error_Handler+0x8>

08000ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca6:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <HAL_MspInit+0x4c>)
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000caa:	4a10      	ldr	r2, [pc, #64]	@ (8000cec <HAL_MspInit+0x4c>)
 8000cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <HAL_MspInit+0x4c>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <HAL_MspInit+0x4c>)
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cec <HAL_MspInit+0x4c>)
 8000cc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <HAL_MspInit+0x4c>)
 8000ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	210f      	movs	r1, #15
 8000cda:	f06f 0001 	mvn.w	r0, #1
 8000cde:	f000 fe93 	bl	8001a08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40023800 	.word	0x40023800

08000cf0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08a      	sub	sp, #40	@ 0x28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a15      	ldr	r2, [pc, #84]	@ (8000d64 <HAL_ADC_MspInit+0x74>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d123      	bne.n	8000d5a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d12:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <HAL_ADC_MspInit+0x78>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d16:	4a14      	ldr	r2, [pc, #80]	@ (8000d68 <HAL_ADC_MspInit+0x78>)
 8000d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d1e:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <HAL_ADC_MspInit+0x78>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <HAL_ADC_MspInit+0x78>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d68 <HAL_ADC_MspInit+0x78>)
 8000d30:	f043 0302 	orr.w	r3, r3, #2
 8000d34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d36:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <HAL_ADC_MspInit+0x78>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d42:	2302      	movs	r3, #2
 8000d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d46:	2303      	movs	r3, #3
 8000d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	4619      	mov	r1, r3
 8000d54:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <HAL_ADC_MspInit+0x7c>)
 8000d56:	f001 f9cf 	bl	80020f8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d5a:	bf00      	nop
 8000d5c:	3728      	adds	r7, #40	@ 0x28
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40012000 	.word	0x40012000
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40020400 	.word	0x40020400

08000d70 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08e      	sub	sp, #56	@ 0x38
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a4e      	ldr	r2, [pc, #312]	@ (8000ec8 <HAL_ETH_MspInit+0x158>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	f040 8096 	bne.w	8000ec0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000d94:	4b4d      	ldr	r3, [pc, #308]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d98:	4a4c      	ldr	r2, [pc, #304]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000d9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da0:	4b4a      	ldr	r3, [pc, #296]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000da8:	623b      	str	r3, [r7, #32]
 8000daa:	6a3b      	ldr	r3, [r7, #32]
 8000dac:	4b47      	ldr	r3, [pc, #284]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db0:	4a46      	ldr	r2, [pc, #280]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000db2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000db6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db8:	4b44      	ldr	r3, [pc, #272]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000dc0:	61fb      	str	r3, [r7, #28]
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	4b41      	ldr	r3, [pc, #260]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc8:	4a40      	ldr	r2, [pc, #256]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000dce:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd0:	4b3e      	ldr	r3, [pc, #248]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000dd8:	61bb      	str	r3, [r7, #24]
 8000dda:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de0:	4a3a      	ldr	r2, [pc, #232]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000de2:	f043 0304 	orr.w	r3, r3, #4
 8000de6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de8:	4b38      	ldr	r3, [pc, #224]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	617b      	str	r3, [r7, #20]
 8000df2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df4:	4b35      	ldr	r3, [pc, #212]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df8:	4a34      	ldr	r2, [pc, #208]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000dfa:	f043 0301 	orr.w	r3, r3, #1
 8000dfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e00:	4b32      	ldr	r3, [pc, #200]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e10:	4a2e      	ldr	r2, [pc, #184]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e12:	f043 0302 	orr.w	r3, r3, #2
 8000e16:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e18:	4b2c      	ldr	r3, [pc, #176]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1c:	f003 0302 	and.w	r3, r3, #2
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e24:	4b29      	ldr	r3, [pc, #164]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e28:	4a28      	ldr	r2, [pc, #160]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e30:	4b26      	ldr	r3, [pc, #152]	@ (8000ecc <HAL_ETH_MspInit+0x15c>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e3c:	2332      	movs	r3, #50	@ 0x32
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e4c:	230b      	movs	r3, #11
 8000e4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e54:	4619      	mov	r1, r3
 8000e56:	481e      	ldr	r0, [pc, #120]	@ (8000ed0 <HAL_ETH_MspInit+0x160>)
 8000e58:	f001 f94e 	bl	80020f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e5c:	2386      	movs	r3, #134	@ 0x86
 8000e5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e60:	2302      	movs	r3, #2
 8000e62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e6c:	230b      	movs	r3, #11
 8000e6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e74:	4619      	mov	r1, r3
 8000e76:	4817      	ldr	r0, [pc, #92]	@ (8000ed4 <HAL_ETH_MspInit+0x164>)
 8000e78:	f001 f93e 	bl	80020f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e8e:	230b      	movs	r3, #11
 8000e90:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e96:	4619      	mov	r1, r3
 8000e98:	480f      	ldr	r0, [pc, #60]	@ (8000ed8 <HAL_ETH_MspInit+0x168>)
 8000e9a:	f001 f92d 	bl	80020f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e9e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eac:	2303      	movs	r3, #3
 8000eae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eb0:	230b      	movs	r3, #11
 8000eb2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4808      	ldr	r0, [pc, #32]	@ (8000edc <HAL_ETH_MspInit+0x16c>)
 8000ebc:	f001 f91c 	bl	80020f8 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000ec0:	bf00      	nop
 8000ec2:	3738      	adds	r7, #56	@ 0x38
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40028000 	.word	0x40028000
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	40020800 	.word	0x40020800
 8000ed4:	40020000 	.word	0x40020000
 8000ed8:	40020400 	.word	0x40020400
 8000edc:	40021800 	.word	0x40021800

08000ee0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b0ae      	sub	sp, #184	@ 0xb8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
 8000ef6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	2290      	movs	r2, #144	@ 0x90
 8000efe:	2100      	movs	r1, #0
 8000f00:	4618      	mov	r0, r3
 8000f02:	f007 fddf 	bl	8008ac4 <memset>
  if(huart->Instance==USART3)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a22      	ldr	r2, [pc, #136]	@ (8000f94 <HAL_UART_MspInit+0xb4>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d13c      	bne.n	8000f8a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f14:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f16:	2300      	movs	r3, #0
 8000f18:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f002 f968 	bl	80031f4 <HAL_RCCEx_PeriphCLKConfig>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f2a:	f7ff feb3 	bl	8000c94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f98 <HAL_UART_MspInit+0xb8>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	4a19      	ldr	r2, [pc, #100]	@ (8000f98 <HAL_UART_MspInit+0xb8>)
 8000f34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3a:	4b17      	ldr	r3, [pc, #92]	@ (8000f98 <HAL_UART_MspInit+0xb8>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f42:	613b      	str	r3, [r7, #16]
 8000f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f46:	4b14      	ldr	r3, [pc, #80]	@ (8000f98 <HAL_UART_MspInit+0xb8>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	4a13      	ldr	r2, [pc, #76]	@ (8000f98 <HAL_UART_MspInit+0xb8>)
 8000f4c:	f043 0308 	orr.w	r3, r3, #8
 8000f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f52:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <HAL_UART_MspInit+0xb8>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	f003 0308 	and.w	r3, r3, #8
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f5e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f66:	2302      	movs	r3, #2
 8000f68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f72:	2303      	movs	r3, #3
 8000f74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f78:	2307      	movs	r3, #7
 8000f7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f7e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	@ (8000f9c <HAL_UART_MspInit+0xbc>)
 8000f86:	f001 f8b7 	bl	80020f8 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000f8a:	bf00      	nop
 8000f8c:	37b8      	adds	r7, #184	@ 0xb8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40004800 	.word	0x40004800
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020c00 	.word	0x40020c00

08000fa0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b0ae      	sub	sp, #184	@ 0xb8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2290      	movs	r2, #144	@ 0x90
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f007 fd7f 	bl	8008ac4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fce:	d159      	bne.n	8001084 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000fd0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000fd4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 f907 	bl	80031f4 <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000fec:	f7ff fe52 	bl	8000c94 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b26      	ldr	r3, [pc, #152]	@ (800108c <HAL_PCD_MspInit+0xec>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	4a25      	ldr	r2, [pc, #148]	@ (800108c <HAL_PCD_MspInit+0xec>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffc:	4b23      	ldr	r3, [pc, #140]	@ (800108c <HAL_PCD_MspInit+0xec>)
 8000ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001008:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800100c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001010:	2302      	movs	r3, #2
 8001012:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101c:	2303      	movs	r3, #3
 800101e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001022:	230a      	movs	r3, #10
 8001024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001028:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800102c:	4619      	mov	r1, r3
 800102e:	4818      	ldr	r0, [pc, #96]	@ (8001090 <HAL_PCD_MspInit+0xf0>)
 8001030:	f001 f862 	bl	80020f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001034:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001038:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001048:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800104c:	4619      	mov	r1, r3
 800104e:	4810      	ldr	r0, [pc, #64]	@ (8001090 <HAL_PCD_MspInit+0xf0>)
 8001050:	f001 f852 	bl	80020f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001054:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <HAL_PCD_MspInit+0xec>)
 8001056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001058:	4a0c      	ldr	r2, [pc, #48]	@ (800108c <HAL_PCD_MspInit+0xec>)
 800105a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800105e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001060:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <HAL_PCD_MspInit+0xec>)
 8001062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4b07      	ldr	r3, [pc, #28]	@ (800108c <HAL_PCD_MspInit+0xec>)
 800106e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001070:	4a06      	ldr	r2, [pc, #24]	@ (800108c <HAL_PCD_MspInit+0xec>)
 8001072:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001076:	6453      	str	r3, [r2, #68]	@ 0x44
 8001078:	4b04      	ldr	r3, [pc, #16]	@ (800108c <HAL_PCD_MspInit+0xec>)
 800107a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001084:	bf00      	nop
 8001086:	37b8      	adds	r7, #184	@ 0xb8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40023800 	.word	0x40023800
 8001090:	40020000 	.word	0x40020000

08001094 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08e      	sub	sp, #56	@ 0x38
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010a4:	4b33      	ldr	r3, [pc, #204]	@ (8001174 <HAL_InitTick+0xe0>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a8:	4a32      	ldr	r2, [pc, #200]	@ (8001174 <HAL_InitTick+0xe0>)
 80010aa:	f043 0310 	orr.w	r3, r3, #16
 80010ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b0:	4b30      	ldr	r3, [pc, #192]	@ (8001174 <HAL_InitTick+0xe0>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b4:	f003 0310 	and.w	r3, r3, #16
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010bc:	f107 0210 	add.w	r2, r7, #16
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f002 f862 	bl	8003190 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d103      	bne.n	80010de <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010d6:	f002 f833 	bl	8003140 <HAL_RCC_GetPCLK1Freq>
 80010da:	6378      	str	r0, [r7, #52]	@ 0x34
 80010dc:	e004      	b.n	80010e8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010de:	f002 f82f 	bl	8003140 <HAL_RCC_GetPCLK1Freq>
 80010e2:	4603      	mov	r3, r0
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010ea:	4a23      	ldr	r2, [pc, #140]	@ (8001178 <HAL_InitTick+0xe4>)
 80010ec:	fba2 2303 	umull	r2, r3, r2, r3
 80010f0:	0c9b      	lsrs	r3, r3, #18
 80010f2:	3b01      	subs	r3, #1
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010f6:	4b21      	ldr	r3, [pc, #132]	@ (800117c <HAL_InitTick+0xe8>)
 80010f8:	4a21      	ldr	r2, [pc, #132]	@ (8001180 <HAL_InitTick+0xec>)
 80010fa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010fc:	4b1f      	ldr	r3, [pc, #124]	@ (800117c <HAL_InitTick+0xe8>)
 80010fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001102:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001104:	4a1d      	ldr	r2, [pc, #116]	@ (800117c <HAL_InitTick+0xe8>)
 8001106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001108:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800110a:	4b1c      	ldr	r3, [pc, #112]	@ (800117c <HAL_InitTick+0xe8>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001110:	4b1a      	ldr	r3, [pc, #104]	@ (800117c <HAL_InitTick+0xe8>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001116:	4b19      	ldr	r3, [pc, #100]	@ (800117c <HAL_InitTick+0xe8>)
 8001118:	2200      	movs	r2, #0
 800111a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800111c:	4817      	ldr	r0, [pc, #92]	@ (800117c <HAL_InitTick+0xe8>)
 800111e:	f002 fc91 	bl	8003a44 <HAL_TIM_Base_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001128:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800112c:	2b00      	cmp	r3, #0
 800112e:	d11b      	bne.n	8001168 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001130:	4812      	ldr	r0, [pc, #72]	@ (800117c <HAL_InitTick+0xe8>)
 8001132:	f002 fce9 	bl	8003b08 <HAL_TIM_Base_Start_IT>
 8001136:	4603      	mov	r3, r0
 8001138:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800113c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001140:	2b00      	cmp	r3, #0
 8001142:	d111      	bne.n	8001168 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001144:	2036      	movs	r0, #54	@ 0x36
 8001146:	f000 fc7b 	bl	8001a40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b0f      	cmp	r3, #15
 800114e:	d808      	bhi.n	8001162 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001150:	2200      	movs	r2, #0
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	2036      	movs	r0, #54	@ 0x36
 8001156:	f000 fc57 	bl	8001a08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800115a:	4a0a      	ldr	r2, [pc, #40]	@ (8001184 <HAL_InitTick+0xf0>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	e002      	b.n	8001168 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001168:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800116c:	4618      	mov	r0, r3
 800116e:	3738      	adds	r7, #56	@ 0x38
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40023800 	.word	0x40023800
 8001178:	431bde83 	.word	0x431bde83
 800117c:	200008f4 	.word	0x200008f4
 8001180:	40001000 	.word	0x40001000
 8001184:	20000004 	.word	0x20000004

08001188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <NMI_Handler+0x4>

08001190 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <HardFault_Handler+0x4>

08001198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <MemManage_Handler+0x4>

080011a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <BusFault_Handler+0x4>

080011a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <UsageFault_Handler+0x4>

080011b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80011c2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80011c6:	f001 f95d 	bl	8002484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <TIM6_DAC_IRQHandler+0x10>)
 80011d6:	f002 fd0f 	bl	8003bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200008f4 	.word	0x200008f4

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f007 fcb4 	bl	8008b80 <__errno>
 8001218:	4603      	mov	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <_sbrk+0x64>)
 8001234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20080000 	.word	0x20080000
 8001244:	00000400 	.word	0x00000400
 8001248:	20000940 	.word	0x20000940
 800124c:	20005470 	.word	0x20005470

08001250 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <SystemInit+0x20>)
 8001256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125a:	4a05      	ldr	r2, [pc, #20]	@ (8001270 <SystemInit+0x20>)
 800125c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001274:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001278:	f7ff ffea 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	@ (80012b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	@ (80012c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012a2:	f007 fc73 	bl	8008b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012a6:	f7ff f9af 	bl	8000608 <main>
  bx  lr    
 80012aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012ac:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80012b8:	080095e0 	.word	0x080095e0
  ldr r2, =_sbss
 80012bc:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 80012c0:	20005470 	.word	0x20005470

080012c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC_IRQHandler>

080012c6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ca:	2003      	movs	r0, #3
 80012cc:	f000 fb91 	bl	80019f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012d0:	200f      	movs	r0, #15
 80012d2:	f7ff fedf 	bl	8001094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012d6:	f7ff fce3 	bl	8000ca0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	bd80      	pop	{r7, pc}

080012e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_IncTick+0x20>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_IncTick+0x24>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4413      	add	r3, r2
 80012f0:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <HAL_IncTick+0x24>)
 80012f2:	6013      	str	r3, [r2, #0]
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	20000008 	.word	0x20000008
 8001304:	20000944 	.word	0x20000944

08001308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return uwTick;
 800130c:	4b03      	ldr	r3, [pc, #12]	@ (800131c <HAL_GetTick+0x14>)
 800130e:	681b      	ldr	r3, [r3, #0]
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	20000944 	.word	0x20000944

08001320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001328:	f7ff ffee 	bl	8001308 <HAL_GetTick>
 800132c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001338:	d005      	beq.n	8001346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800133a:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <HAL_Delay+0x44>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4413      	add	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001346:	bf00      	nop
 8001348:	f7ff ffde 	bl	8001308 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	429a      	cmp	r2, r3
 8001356:	d8f7      	bhi.n	8001348 <HAL_Delay+0x28>
  {
  }
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000008 	.word	0x20000008

08001368 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001370:	2300      	movs	r3, #0
 8001372:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d101      	bne.n	800137e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e031      	b.n	80013e2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001382:	2b00      	cmp	r3, #0
 8001384:	d109      	bne.n	800139a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff fcb2 	bl	8000cf0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	f003 0310 	and.w	r3, r3, #16
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d116      	bne.n	80013d4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013aa:	4b10      	ldr	r3, [pc, #64]	@ (80013ec <HAL_ADC_Init+0x84>)
 80013ac:	4013      	ands	r3, r2
 80013ae:	f043 0202 	orr.w	r2, r3, #2
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f974 	bl	80016a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f023 0303 	bic.w	r3, r3, #3
 80013ca:	f043 0201 	orr.w	r2, r3, #1
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80013d2:	e001      	b.n	80013d8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	ffffeefd 	.word	0xffffeefd

080013f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001404:	2b01      	cmp	r3, #1
 8001406:	d101      	bne.n	800140c <HAL_ADC_ConfigChannel+0x1c>
 8001408:	2302      	movs	r3, #2
 800140a:	e13a      	b.n	8001682 <HAL_ADC_ConfigChannel+0x292>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2201      	movs	r2, #1
 8001410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b09      	cmp	r3, #9
 800141a:	d93a      	bls.n	8001492 <HAL_ADC_ConfigChannel+0xa2>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001424:	d035      	beq.n	8001492 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68d9      	ldr	r1, [r3, #12]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	b29b      	uxth	r3, r3
 8001432:	461a      	mov	r2, r3
 8001434:	4613      	mov	r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4413      	add	r3, r2
 800143a:	3b1e      	subs	r3, #30
 800143c:	2207      	movs	r2, #7
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43da      	mvns	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	400a      	ands	r2, r1
 800144a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a8f      	ldr	r2, [pc, #572]	@ (8001690 <HAL_ADC_ConfigChannel+0x2a0>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d10a      	bne.n	800146c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68d9      	ldr	r1, [r3, #12]
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	061a      	lsls	r2, r3, #24
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	430a      	orrs	r2, r1
 8001468:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800146a:	e039      	b.n	80014e0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	68d9      	ldr	r1, [r3, #12]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	b29b      	uxth	r3, r3
 800147c:	4618      	mov	r0, r3
 800147e:	4603      	mov	r3, r0
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4403      	add	r3, r0
 8001484:	3b1e      	subs	r3, #30
 8001486:	409a      	lsls	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	430a      	orrs	r2, r1
 800148e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001490:	e026      	b.n	80014e0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6919      	ldr	r1, [r3, #16]
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	b29b      	uxth	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	4613      	mov	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4413      	add	r3, r2
 80014a6:	f003 031f 	and.w	r3, r3, #31
 80014aa:	2207      	movs	r2, #7
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	43da      	mvns	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	400a      	ands	r2, r1
 80014b8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6919      	ldr	r1, [r3, #16]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	4603      	mov	r3, r0
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4403      	add	r3, r0
 80014d2:	f003 031f 	and.w	r3, r3, #31
 80014d6:	409a      	lsls	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	430a      	orrs	r2, r1
 80014de:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b06      	cmp	r3, #6
 80014e6:	d824      	bhi.n	8001532 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	3b05      	subs	r3, #5
 80014fa:	221f      	movs	r2, #31
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	43da      	mvns	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	400a      	ands	r2, r1
 8001508:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	b29b      	uxth	r3, r3
 8001516:	4618      	mov	r0, r3
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	4613      	mov	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	3b05      	subs	r3, #5
 8001524:	fa00 f203 	lsl.w	r2, r0, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	430a      	orrs	r2, r1
 800152e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001530:	e04c      	b.n	80015cc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2b0c      	cmp	r3, #12
 8001538:	d824      	bhi.n	8001584 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	3b23      	subs	r3, #35	@ 0x23
 800154c:	221f      	movs	r2, #31
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	43da      	mvns	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	400a      	ands	r2, r1
 800155a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	b29b      	uxth	r3, r3
 8001568:	4618      	mov	r0, r3
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	4613      	mov	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4413      	add	r3, r2
 8001574:	3b23      	subs	r3, #35	@ 0x23
 8001576:	fa00 f203 	lsl.w	r2, r0, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	430a      	orrs	r2, r1
 8001580:	631a      	str	r2, [r3, #48]	@ 0x30
 8001582:	e023      	b.n	80015cc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	3b41      	subs	r3, #65	@ 0x41
 8001596:	221f      	movs	r2, #31
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	43da      	mvns	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	400a      	ands	r2, r1
 80015a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	3b41      	subs	r3, #65	@ 0x41
 80015c0:	fa00 f203 	lsl.w	r2, r0, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a30      	ldr	r2, [pc, #192]	@ (8001694 <HAL_ADC_ConfigChannel+0x2a4>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d10a      	bne.n	80015ec <HAL_ADC_ConfigChannel+0x1fc>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80015de:	d105      	bne.n	80015ec <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80015e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 80015e6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80015ea:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a28      	ldr	r2, [pc, #160]	@ (8001694 <HAL_ADC_ConfigChannel+0x2a4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d10f      	bne.n	8001616 <HAL_ADC_ConfigChannel+0x226>
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b12      	cmp	r3, #18
 80015fc:	d10b      	bne.n	8001616 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80015fe:	4b26      	ldr	r3, [pc, #152]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4a25      	ldr	r2, [pc, #148]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001604:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001608:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800160a:	4b23      	ldr	r3, [pc, #140]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	4a22      	ldr	r2, [pc, #136]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001610:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001614:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a1e      	ldr	r2, [pc, #120]	@ (8001694 <HAL_ADC_ConfigChannel+0x2a4>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d12b      	bne.n	8001678 <HAL_ADC_ConfigChannel+0x288>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a1a      	ldr	r2, [pc, #104]	@ (8001690 <HAL_ADC_ConfigChannel+0x2a0>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d003      	beq.n	8001632 <HAL_ADC_ConfigChannel+0x242>
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2b11      	cmp	r3, #17
 8001630:	d122      	bne.n	8001678 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001632:	4b19      	ldr	r3, [pc, #100]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4a18      	ldr	r2, [pc, #96]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001638:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800163c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800163e:	4b16      	ldr	r3, [pc, #88]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a15      	ldr	r2, [pc, #84]	@ (8001698 <HAL_ADC_ConfigChannel+0x2a8>)
 8001644:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001648:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a10      	ldr	r2, [pc, #64]	@ (8001690 <HAL_ADC_ConfigChannel+0x2a0>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d111      	bne.n	8001678 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001654:	4b11      	ldr	r3, [pc, #68]	@ (800169c <HAL_ADC_ConfigChannel+0x2ac>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a11      	ldr	r2, [pc, #68]	@ (80016a0 <HAL_ADC_ConfigChannel+0x2b0>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	0c9a      	lsrs	r2, r3, #18
 8001660:	4613      	mov	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4413      	add	r3, r2
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800166a:	e002      	b.n	8001672 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	3b01      	subs	r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f9      	bne.n	800166c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	10000012 	.word	0x10000012
 8001694:	40012000 	.word	0x40012000
 8001698:	40012300 	.word	0x40012300
 800169c:	20000000 	.word	0x20000000
 80016a0:	431bde83 	.word	0x431bde83

080016a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80016ac:	4b78      	ldr	r3, [pc, #480]	@ (8001890 <ADC_Init+0x1ec>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	4a77      	ldr	r2, [pc, #476]	@ (8001890 <ADC_Init+0x1ec>)
 80016b2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80016b6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80016b8:	4b75      	ldr	r3, [pc, #468]	@ (8001890 <ADC_Init+0x1ec>)
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	4973      	ldr	r1, [pc, #460]	@ (8001890 <ADC_Init+0x1ec>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	685a      	ldr	r2, [r3, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	6859      	ldr	r1, [r3, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	021a      	lsls	r2, r3, #8
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	430a      	orrs	r2, r1
 80016e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80016f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6859      	ldr	r1, [r3, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689a      	ldr	r2, [r3, #8]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800171a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6899      	ldr	r1, [r3, #8]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	430a      	orrs	r2, r1
 800172c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001732:	4a58      	ldr	r2, [pc, #352]	@ (8001894 <ADC_Init+0x1f0>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d022      	beq.n	800177e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001746:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6899      	ldr	r1, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	430a      	orrs	r2, r1
 8001758:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001768:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6899      	ldr	r1, [r3, #8]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	e00f      	b.n	800179e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800178c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800179c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 0202 	bic.w	r2, r2, #2
 80017ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6899      	ldr	r1, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	005a      	lsls	r2, r3, #1
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	430a      	orrs	r2, r1
 80017c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d01b      	beq.n	8001804 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80017ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6859      	ldr	r1, [r3, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f6:	3b01      	subs	r3, #1
 80017f8:	035a      	lsls	r2, r3, #13
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	430a      	orrs	r2, r1
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	e007      	b.n	8001814 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001812:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001822:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	3b01      	subs	r3, #1
 8001830:	051a      	lsls	r2, r3, #20
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	430a      	orrs	r2, r1
 8001838:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001848:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6899      	ldr	r1, [r3, #8]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001856:	025a      	lsls	r2, r3, #9
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	430a      	orrs	r2, r1
 800185e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800186e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6899      	ldr	r1, [r3, #8]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	029a      	lsls	r2, r3, #10
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	430a      	orrs	r2, r1
 8001882:	609a      	str	r2, [r3, #8]
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	40012300 	.word	0x40012300
 8001894:	0f000001 	.word	0x0f000001

08001898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <__NVIC_SetPriorityGrouping+0x40>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018b4:	4013      	ands	r3, r2
 80018b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018c0:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018c6:	4a04      	ldr	r2, [pc, #16]	@ (80018d8 <__NVIC_SetPriorityGrouping+0x40>)
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	60d3      	str	r3, [r2, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00
 80018dc:	05fa0000 	.word	0x05fa0000

080018e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e4:	4b04      	ldr	r3, [pc, #16]	@ (80018f8 <__NVIC_GetPriorityGrouping+0x18>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	f003 0307 	and.w	r3, r3, #7
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	db0b      	blt.n	8001926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	f003 021f 	and.w	r2, r3, #31
 8001914:	4907      	ldr	r1, [pc, #28]	@ (8001934 <__NVIC_EnableIRQ+0x38>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	2001      	movs	r0, #1
 800191e:	fa00 f202 	lsl.w	r2, r0, r2
 8001922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100

08001938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	6039      	str	r1, [r7, #0]
 8001942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	db0a      	blt.n	8001962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	b2da      	uxtb	r2, r3
 8001950:	490c      	ldr	r1, [pc, #48]	@ (8001984 <__NVIC_SetPriority+0x4c>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	0112      	lsls	r2, r2, #4
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	440b      	add	r3, r1
 800195c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001960:	e00a      	b.n	8001978 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4908      	ldr	r1, [pc, #32]	@ (8001988 <__NVIC_SetPriority+0x50>)
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	3b04      	subs	r3, #4
 8001970:	0112      	lsls	r2, r2, #4
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	440b      	add	r3, r1
 8001976:	761a      	strb	r2, [r3, #24]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000e100 	.word	0xe000e100
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198c:	b480      	push	{r7}
 800198e:	b089      	sub	sp, #36	@ 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f1c3 0307 	rsb	r3, r3, #7
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	bf28      	it	cs
 80019aa:	2304      	movcs	r3, #4
 80019ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3304      	adds	r3, #4
 80019b2:	2b06      	cmp	r3, #6
 80019b4:	d902      	bls.n	80019bc <NVIC_EncodePriority+0x30>
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3b03      	subs	r3, #3
 80019ba:	e000      	b.n	80019be <NVIC_EncodePriority+0x32>
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43da      	mvns	r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	401a      	ands	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d4:	f04f 31ff 	mov.w	r1, #4294967295
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	43d9      	mvns	r1, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	4313      	orrs	r3, r2
         );
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3724      	adds	r7, #36	@ 0x24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7ff ff4c 	bl	8001898 <__NVIC_SetPriorityGrouping>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
 8001a14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a1a:	f7ff ff61 	bl	80018e0 <__NVIC_GetPriorityGrouping>
 8001a1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	68b9      	ldr	r1, [r7, #8]
 8001a24:	6978      	ldr	r0, [r7, #20]
 8001a26:	f7ff ffb1 	bl	800198c <NVIC_EncodePriority>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a30:	4611      	mov	r1, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff80 	bl	8001938 <__NVIC_SetPriority>
}
 8001a38:	bf00      	nop
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff54 	bl	80018fc <__NVIC_EnableIRQ>
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e086      	b.n	8001b7c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d106      	bne.n	8001a86 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2220      	movs	r2, #32
 8001a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff f975 	bl	8000d70 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a86:	4b3f      	ldr	r3, [pc, #252]	@ (8001b84 <HAL_ETH_Init+0x128>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8a:	4a3e      	ldr	r2, [pc, #248]	@ (8001b84 <HAL_ETH_Init+0x128>)
 8001a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a92:	4b3c      	ldr	r3, [pc, #240]	@ (8001b84 <HAL_ETH_Init+0x128>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001a9e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b88 <HAL_ETH_Init+0x12c>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4a39      	ldr	r2, [pc, #228]	@ (8001b88 <HAL_ETH_Init+0x12c>)
 8001aa4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001aa8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001aaa:	4b37      	ldr	r3, [pc, #220]	@ (8001b88 <HAL_ETH_Init+0x12c>)
 8001aac:	685a      	ldr	r2, [r3, #4]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	4935      	ldr	r1, [pc, #212]	@ (8001b88 <HAL_ETH_Init+0x12c>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001ab8:	4b33      	ldr	r3, [pc, #204]	@ (8001b88 <HAL_ETH_Init+0x12c>)
 8001aba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	6812      	ldr	r2, [r2, #0]
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001ad2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ad4:	f7ff fc18 	bl	8001308 <HAL_GetTick>
 8001ad8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ada:	e011      	b.n	8001b00 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001adc:	f7ff fc14 	bl	8001308 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001aea:	d909      	bls.n	8001b00 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2204      	movs	r2, #4
 8001af0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	22e0      	movs	r2, #224	@ 0xe0
 8001af8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e03d      	b.n	8001b7c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1e4      	bne.n	8001adc <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f97a 	bl	8001e0c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 fa25 	bl	8001f68 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 fa7b 	bl	800201a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f9e3 	bl	8001ef8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001b40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <HAL_ETH_Init+0x130>)
 8001b50:	430b      	orrs	r3, r1
 8001b52:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001b66:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2210      	movs	r2, #16
 8001b76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40013800 	.word	0x40013800
 8001b8c:	00020060 	.word	0x00020060

08001b90 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001ba2:	68fa      	ldr	r2, [r7, #12]
 8001ba4:	4b53      	ldr	r3, [pc, #332]	@ (8001cf4 <ETH_SetMACConfig+0x164>)
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	7b9b      	ldrb	r3, [r3, #14]
 8001bae:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	7c12      	ldrb	r2, [r2, #16]
 8001bb4:	2a00      	cmp	r2, #0
 8001bb6:	d102      	bne.n	8001bbe <ETH_SetMACConfig+0x2e>
 8001bb8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001bbc:	e000      	b.n	8001bc0 <ETH_SetMACConfig+0x30>
 8001bbe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001bc0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	7c52      	ldrb	r2, [r2, #17]
 8001bc6:	2a00      	cmp	r2, #0
 8001bc8:	d102      	bne.n	8001bd0 <ETH_SetMACConfig+0x40>
 8001bca:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001bce:	e000      	b.n	8001bd2 <ETH_SetMACConfig+0x42>
 8001bd0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001bd2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001bd8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	7fdb      	ldrb	r3, [r3, #31]
 8001bde:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001be0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001be6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	7f92      	ldrb	r2, [r2, #30]
 8001bec:	2a00      	cmp	r2, #0
 8001bee:	d102      	bne.n	8001bf6 <ETH_SetMACConfig+0x66>
 8001bf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bf4:	e000      	b.n	8001bf8 <ETH_SetMACConfig+0x68>
 8001bf6:	2200      	movs	r2, #0
                        macconf->Speed |
 8001bf8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	7f1b      	ldrb	r3, [r3, #28]
 8001bfe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001c00:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001c06:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	791b      	ldrb	r3, [r3, #4]
 8001c0c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001c0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001c16:	2a00      	cmp	r2, #0
 8001c18:	d102      	bne.n	8001c20 <ETH_SetMACConfig+0x90>
 8001c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c1e:	e000      	b.n	8001c22 <ETH_SetMACConfig+0x92>
 8001c20:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001c22:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	7bdb      	ldrb	r3, [r3, #15]
 8001c28:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001c2a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001c30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c38:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c52:	2001      	movs	r0, #1
 8001c54:	f7ff fb64 	bl	8001320 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001c6e:	4013      	ands	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c76:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001c7e:	2a00      	cmp	r2, #0
 8001c80:	d101      	bne.n	8001c86 <ETH_SetMACConfig+0xf6>
 8001c82:	2280      	movs	r2, #128	@ 0x80
 8001c84:	e000      	b.n	8001c88 <ETH_SetMACConfig+0xf8>
 8001c86:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c88:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c90:	683a      	ldr	r2, [r7, #0]
 8001c92:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001c96:	2a01      	cmp	r2, #1
 8001c98:	d101      	bne.n	8001c9e <ETH_SetMACConfig+0x10e>
 8001c9a:	2208      	movs	r2, #8
 8001c9c:	e000      	b.n	8001ca0 <ETH_SetMACConfig+0x110>
 8001c9e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001ca0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001ca8:	2a01      	cmp	r2, #1
 8001caa:	d101      	bne.n	8001cb0 <ETH_SetMACConfig+0x120>
 8001cac:	2204      	movs	r2, #4
 8001cae:	e000      	b.n	8001cb2 <ETH_SetMACConfig+0x122>
 8001cb0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001cb2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001cba:	2a01      	cmp	r2, #1
 8001cbc:	d101      	bne.n	8001cc2 <ETH_SetMACConfig+0x132>
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	e000      	b.n	8001cc4 <ETH_SetMACConfig+0x134>
 8001cc2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f7ff fb1f 	bl	8001320 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	619a      	str	r2, [r3, #24]
}
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	fd20810f 	.word	0xfd20810f

08001cf8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	4b3d      	ldr	r3, [pc, #244]	@ (8001e08 <ETH_SetDMAConfig+0x110>)
 8001d12:	4013      	ands	r3, r2
 8001d14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	7b1b      	ldrb	r3, [r3, #12]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d102      	bne.n	8001d24 <ETH_SetDMAConfig+0x2c>
 8001d1e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d22:	e000      	b.n	8001d26 <ETH_SetDMAConfig+0x2e>
 8001d24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	7b5b      	ldrb	r3, [r3, #13]
 8001d2a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d2c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	7f52      	ldrb	r2, [r2, #29]
 8001d32:	2a00      	cmp	r2, #0
 8001d34:	d102      	bne.n	8001d3c <ETH_SetDMAConfig+0x44>
 8001d36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d3a:	e000      	b.n	8001d3e <ETH_SetDMAConfig+0x46>
 8001d3c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001d3e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	7b9b      	ldrb	r3, [r3, #14]
 8001d44:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001d46:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001d4c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	7f1b      	ldrb	r3, [r3, #28]
 8001d52:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001d54:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	7f9b      	ldrb	r3, [r3, #30]
 8001d5a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001d5c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001d62:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d6a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d8e:	2001      	movs	r0, #1
 8001d90:	f7ff fac6 	bl	8001320 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	791b      	ldrb	r3, [r3, #4]
 8001da6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001dac:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001db2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001db8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dc0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001dc2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001dca:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001dd0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001dda:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dde:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dec:	2001      	movs	r0, #1
 8001dee:	f7ff fa97 	bl	8001320 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6013      	str	r3, [r2, #0]
}
 8001e00:	bf00      	nop
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	f8de3f23 	.word	0xf8de3f23

08001e0c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b0a6      	sub	sp, #152	@ 0x98
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001e14:	2301      	movs	r3, #1
 8001e16:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001e20:	2300      	movs	r3, #0
 8001e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001e36:	2301      	movs	r3, #1
 8001e38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e78:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001e7a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001e80:	2300      	movs	r3, #0
 8001e82:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001e86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff fe7f 	bl	8001b90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001e92:	2301      	movs	r3, #1
 8001e94:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001e96:	2301      	movs	r3, #1
 8001e98:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001ec2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ec6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001ec8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ecc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001ece:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ed2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001ee2:	f107 0308 	add.w	r3, r7, #8
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff05 	bl	8001cf8 <ETH_SetDMAConfig>
}
 8001eee:	bf00      	nop
 8001ef0:	3798      	adds	r7, #152	@ 0x98
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b087      	sub	sp, #28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3305      	adds	r3, #5
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	021b      	lsls	r3, r3, #8
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	3204      	adds	r2, #4
 8001f10:	7812      	ldrb	r2, [r2, #0]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <ETH_MACAddressConfig+0x68>)
 8001f1a:	4413      	add	r3, r2
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3303      	adds	r3, #3
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	061a      	lsls	r2, r3, #24
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	3302      	adds	r3, #2
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	041b      	lsls	r3, r3, #16
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3301      	adds	r3, #1
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	021b      	lsls	r3, r3, #8
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	7812      	ldrb	r2, [r2, #0]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <ETH_MACAddressConfig+0x6c>)
 8001f4a:	4413      	add	r3, r2
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	6013      	str	r3, [r2, #0]
}
 8001f52:	bf00      	nop
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40028040 	.word	0x40028040
 8001f64:	40028044 	.word	0x40028044

08001f68 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	e03e      	b.n	8001ff4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68d9      	ldr	r1, [r3, #12]
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	440b      	add	r3, r1
 8001f86:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	2200      	movs	r2, #0
 8001f92:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	2200      	movs	r2, #0
 8001f98:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	3206      	adds	r2, #6
 8001fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d80c      	bhi.n	8001fd8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68d9      	ldr	r1, [r3, #12]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	1c5a      	adds	r2, r3, #1
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	440b      	add	r3, r1
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	e004      	b.n	8001fe2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d9bd      	bls.n	8001f76 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68da      	ldr	r2, [r3, #12]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800200c:	611a      	str	r2, [r3, #16]
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800201a:	b480      	push	{r7}
 800201c:	b085      	sub	sp, #20
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	e048      	b.n	80020ba <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6919      	ldr	r1, [r3, #16]
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	440b      	add	r3, r1
 8002038:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2200      	movs	r2, #0
 8002044:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2200      	movs	r2, #0
 8002056:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2200      	movs	r2, #0
 800205c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002064:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800207e:	68b9      	ldr	r1, [r7, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	3212      	adds	r2, #18
 8002086:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b02      	cmp	r3, #2
 800208e:	d80c      	bhi.n	80020aa <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6919      	ldr	r1, [r3, #16]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	1c5a      	adds	r2, r3, #1
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	440b      	add	r3, r1
 80020a2:	461a      	mov	r2, r3
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	e004      	b.n	80020b4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	691b      	ldr	r3, [r3, #16]
 80020ae:	461a      	mov	r2, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	3301      	adds	r3, #1
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2b03      	cmp	r3, #3
 80020be:	d9b3      	bls.n	8002028 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	691a      	ldr	r2, [r3, #16]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020ea:	60da      	str	r2, [r3, #12]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b089      	sub	sp, #36	@ 0x24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800210a:	2300      	movs	r3, #0
 800210c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800210e:	2300      	movs	r3, #0
 8002110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	e175      	b.n	8002404 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002118:	2201      	movs	r2, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	429a      	cmp	r2, r3
 8002132:	f040 8164 	bne.w	80023fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d005      	beq.n	800214e <HAL_GPIO_Init+0x56>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 0303 	and.w	r3, r3, #3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d130      	bne.n	80021b0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	2203      	movs	r2, #3
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4013      	ands	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002184:	2201      	movs	r2, #1
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	091b      	lsrs	r3, r3, #4
 800219a:	f003 0201 	and.w	r2, r3, #1
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 0303 	and.w	r3, r3, #3
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d017      	beq.n	80021ec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4013      	ands	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d123      	bne.n	8002240 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	08da      	lsrs	r2, r3, #3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3208      	adds	r2, #8
 8002200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	220f      	movs	r2, #15
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	08da      	lsrs	r2, r3, #3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3208      	adds	r2, #8
 800223a:	69b9      	ldr	r1, [r7, #24]
 800223c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0203 	and.w	r2, r3, #3
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 80be 	beq.w	80023fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002282:	4b66      	ldr	r3, [pc, #408]	@ (800241c <HAL_GPIO_Init+0x324>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002286:	4a65      	ldr	r2, [pc, #404]	@ (800241c <HAL_GPIO_Init+0x324>)
 8002288:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800228c:	6453      	str	r3, [r2, #68]	@ 0x44
 800228e:	4b63      	ldr	r3, [pc, #396]	@ (800241c <HAL_GPIO_Init+0x324>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800229a:	4a61      	ldr	r2, [pc, #388]	@ (8002420 <HAL_GPIO_Init+0x328>)
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	089b      	lsrs	r3, r3, #2
 80022a0:	3302      	adds	r3, #2
 80022a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	220f      	movs	r2, #15
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4013      	ands	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a58      	ldr	r2, [pc, #352]	@ (8002424 <HAL_GPIO_Init+0x32c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d037      	beq.n	8002336 <HAL_GPIO_Init+0x23e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a57      	ldr	r2, [pc, #348]	@ (8002428 <HAL_GPIO_Init+0x330>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d031      	beq.n	8002332 <HAL_GPIO_Init+0x23a>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a56      	ldr	r2, [pc, #344]	@ (800242c <HAL_GPIO_Init+0x334>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d02b      	beq.n	800232e <HAL_GPIO_Init+0x236>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a55      	ldr	r2, [pc, #340]	@ (8002430 <HAL_GPIO_Init+0x338>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d025      	beq.n	800232a <HAL_GPIO_Init+0x232>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a54      	ldr	r2, [pc, #336]	@ (8002434 <HAL_GPIO_Init+0x33c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d01f      	beq.n	8002326 <HAL_GPIO_Init+0x22e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a53      	ldr	r2, [pc, #332]	@ (8002438 <HAL_GPIO_Init+0x340>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d019      	beq.n	8002322 <HAL_GPIO_Init+0x22a>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a52      	ldr	r2, [pc, #328]	@ (800243c <HAL_GPIO_Init+0x344>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d013      	beq.n	800231e <HAL_GPIO_Init+0x226>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a51      	ldr	r2, [pc, #324]	@ (8002440 <HAL_GPIO_Init+0x348>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d00d      	beq.n	800231a <HAL_GPIO_Init+0x222>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a50      	ldr	r2, [pc, #320]	@ (8002444 <HAL_GPIO_Init+0x34c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d007      	beq.n	8002316 <HAL_GPIO_Init+0x21e>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4f      	ldr	r2, [pc, #316]	@ (8002448 <HAL_GPIO_Init+0x350>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d101      	bne.n	8002312 <HAL_GPIO_Init+0x21a>
 800230e:	2309      	movs	r3, #9
 8002310:	e012      	b.n	8002338 <HAL_GPIO_Init+0x240>
 8002312:	230a      	movs	r3, #10
 8002314:	e010      	b.n	8002338 <HAL_GPIO_Init+0x240>
 8002316:	2308      	movs	r3, #8
 8002318:	e00e      	b.n	8002338 <HAL_GPIO_Init+0x240>
 800231a:	2307      	movs	r3, #7
 800231c:	e00c      	b.n	8002338 <HAL_GPIO_Init+0x240>
 800231e:	2306      	movs	r3, #6
 8002320:	e00a      	b.n	8002338 <HAL_GPIO_Init+0x240>
 8002322:	2305      	movs	r3, #5
 8002324:	e008      	b.n	8002338 <HAL_GPIO_Init+0x240>
 8002326:	2304      	movs	r3, #4
 8002328:	e006      	b.n	8002338 <HAL_GPIO_Init+0x240>
 800232a:	2303      	movs	r3, #3
 800232c:	e004      	b.n	8002338 <HAL_GPIO_Init+0x240>
 800232e:	2302      	movs	r3, #2
 8002330:	e002      	b.n	8002338 <HAL_GPIO_Init+0x240>
 8002332:	2301      	movs	r3, #1
 8002334:	e000      	b.n	8002338 <HAL_GPIO_Init+0x240>
 8002336:	2300      	movs	r3, #0
 8002338:	69fa      	ldr	r2, [r7, #28]
 800233a:	f002 0203 	and.w	r2, r2, #3
 800233e:	0092      	lsls	r2, r2, #2
 8002340:	4093      	lsls	r3, r2
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002348:	4935      	ldr	r1, [pc, #212]	@ (8002420 <HAL_GPIO_Init+0x328>)
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	089b      	lsrs	r3, r3, #2
 800234e:	3302      	adds	r3, #2
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002356:	4b3d      	ldr	r3, [pc, #244]	@ (800244c <HAL_GPIO_Init+0x354>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	43db      	mvns	r3, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4013      	ands	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d003      	beq.n	800237a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800237a:	4a34      	ldr	r2, [pc, #208]	@ (800244c <HAL_GPIO_Init+0x354>)
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002380:	4b32      	ldr	r3, [pc, #200]	@ (800244c <HAL_GPIO_Init+0x354>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023a4:	4a29      	ldr	r2, [pc, #164]	@ (800244c <HAL_GPIO_Init+0x354>)
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023aa:	4b28      	ldr	r3, [pc, #160]	@ (800244c <HAL_GPIO_Init+0x354>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	43db      	mvns	r3, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4013      	ands	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ce:	4a1f      	ldr	r2, [pc, #124]	@ (800244c <HAL_GPIO_Init+0x354>)
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023d4:	4b1d      	ldr	r3, [pc, #116]	@ (800244c <HAL_GPIO_Init+0x354>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	43db      	mvns	r3, r3
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4013      	ands	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023f8:	4a14      	ldr	r2, [pc, #80]	@ (800244c <HAL_GPIO_Init+0x354>)
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	3301      	adds	r3, #1
 8002402:	61fb      	str	r3, [r7, #28]
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	2b0f      	cmp	r3, #15
 8002408:	f67f ae86 	bls.w	8002118 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800240c:	bf00      	nop
 800240e:	bf00      	nop
 8002410:	3724      	adds	r7, #36	@ 0x24
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	40023800 	.word	0x40023800
 8002420:	40013800 	.word	0x40013800
 8002424:	40020000 	.word	0x40020000
 8002428:	40020400 	.word	0x40020400
 800242c:	40020800 	.word	0x40020800
 8002430:	40020c00 	.word	0x40020c00
 8002434:	40021000 	.word	0x40021000
 8002438:	40021400 	.word	0x40021400
 800243c:	40021800 	.word	0x40021800
 8002440:	40021c00 	.word	0x40021c00
 8002444:	40022000 	.word	0x40022000
 8002448:	40022400 	.word	0x40022400
 800244c:	40013c00 	.word	0x40013c00

08002450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	807b      	strh	r3, [r7, #2]
 800245c:	4613      	mov	r3, r2
 800245e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002460:	787b      	ldrb	r3, [r7, #1]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002466:	887a      	ldrh	r2, [r7, #2]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800246c:	e003      	b.n	8002476 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800246e:	887b      	ldrh	r3, [r7, #2]
 8002470:	041a      	lsls	r2, r3, #16
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	619a      	str	r2, [r3, #24]
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800248e:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002490:	695a      	ldr	r2, [r3, #20]
 8002492:	88fb      	ldrh	r3, [r7, #6]
 8002494:	4013      	ands	r3, r2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d006      	beq.n	80024a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800249a:	4a05      	ldr	r2, [pc, #20]	@ (80024b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800249c:	88fb      	ldrh	r3, [r7, #6]
 800249e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024a0:	88fb      	ldrh	r3, [r7, #6]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe f89c 	bl	80005e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40013c00 	.word	0x40013c00

080024b4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af02      	add	r7, sp, #8
 80024ba:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e108      	b.n	80026d8 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d106      	bne.n	80024e6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f7fe fd5d 	bl	8000fa0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2203      	movs	r2, #3
 80024ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024f4:	d102      	bne.n	80024fc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f002 fb1f 	bl	8004b44 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6818      	ldr	r0, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7c1a      	ldrb	r2, [r3, #16]
 800250e:	f88d 2000 	strb.w	r2, [sp]
 8002512:	3304      	adds	r3, #4
 8002514:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002516:	f002 fabb 	bl	8004a90 <USB_CoreInit>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2202      	movs	r2, #2
 8002524:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e0d5      	b.n	80026d8 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2100      	movs	r1, #0
 8002532:	4618      	mov	r0, r3
 8002534:	f002 fb17 	bl	8004b66 <USB_SetCurrentMode>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d005      	beq.n	800254a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2202      	movs	r2, #2
 8002542:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e0c6      	b.n	80026d8 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800254a:	2300      	movs	r3, #0
 800254c:	73fb      	strb	r3, [r7, #15]
 800254e:	e04a      	b.n	80025e6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	3315      	adds	r3, #21
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002564:	7bfa      	ldrb	r2, [r7, #15]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	440b      	add	r3, r1
 8002572:	3314      	adds	r3, #20
 8002574:	7bfa      	ldrb	r2, [r7, #15]
 8002576:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002578:	7bfa      	ldrb	r2, [r7, #15]
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	b298      	uxth	r0, r3
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4413      	add	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	332e      	adds	r3, #46	@ 0x2e
 800258c:	4602      	mov	r2, r0
 800258e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002590:	7bfa      	ldrb	r2, [r7, #15]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4413      	add	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	3318      	adds	r3, #24
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80025a4:	7bfa      	ldrb	r2, [r7, #15]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	331c      	adds	r3, #28
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80025b8:	7bfa      	ldrb	r2, [r7, #15]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	4413      	add	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	3320      	adds	r3, #32
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025cc:	7bfa      	ldrb	r2, [r7, #15]
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	00db      	lsls	r3, r3, #3
 80025d4:	4413      	add	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	3324      	adds	r3, #36	@ 0x24
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025e0:	7bfb      	ldrb	r3, [r7, #15]
 80025e2:	3301      	adds	r3, #1
 80025e4:	73fb      	strb	r3, [r7, #15]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	791b      	ldrb	r3, [r3, #4]
 80025ea:	7bfa      	ldrb	r2, [r7, #15]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d3af      	bcc.n	8002550 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025f0:	2300      	movs	r3, #0
 80025f2:	73fb      	strb	r3, [r7, #15]
 80025f4:	e044      	b.n	8002680 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025f6:	7bfa      	ldrb	r2, [r7, #15]
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800260c:	7bfa      	ldrb	r2, [r7, #15]
 800260e:	6879      	ldr	r1, [r7, #4]
 8002610:	4613      	mov	r3, r2
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	4413      	add	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	440b      	add	r3, r1
 800261a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800261e:	7bfa      	ldrb	r2, [r7, #15]
 8002620:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002622:	7bfa      	ldrb	r2, [r7, #15]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	4613      	mov	r3, r2
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	4413      	add	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	440b      	add	r3, r1
 8002630:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002638:	7bfa      	ldrb	r2, [r7, #15]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	00db      	lsls	r3, r3, #3
 8002640:	4413      	add	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800264e:	7bfa      	ldrb	r2, [r7, #15]
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	4613      	mov	r3, r2
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	440b      	add	r3, r1
 800265c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	3301      	adds	r3, #1
 800267e:	73fb      	strb	r3, [r7, #15]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	791b      	ldrb	r3, [r3, #4]
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	429a      	cmp	r2, r3
 8002688:	d3b5      	bcc.n	80025f6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6818      	ldr	r0, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	7c1a      	ldrb	r2, [r3, #16]
 8002692:	f88d 2000 	strb.w	r2, [sp]
 8002696:	3304      	adds	r3, #4
 8002698:	cb0e      	ldmia	r3, {r1, r2, r3}
 800269a:	f002 fab1 	bl	8004c00 <USB_DevInit>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e013      	b.n	80026d8 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	7b1b      	ldrb	r3, [r3, #12]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d102      	bne.n	80026cc <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f80a 	bl	80026e0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f002 fc6c 	bl	8004fae <USB_DevDisconnect>

  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800270e:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <HAL_PCDEx_ActivateLPM+0x44>)
 8002710:	4313      	orrs	r3, r2
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	10000003 	.word	0x10000003

08002728 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a04      	ldr	r2, [pc, #16]	@ (8002744 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002736:	6013      	str	r3, [r2, #0]
}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40007000 	.word	0x40007000

08002748 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002752:	4b23      	ldr	r3, [pc, #140]	@ (80027e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	4a22      	ldr	r2, [pc, #136]	@ (80027e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800275c:	6413      	str	r3, [r2, #64]	@ 0x40
 800275e:	4b20      	ldr	r3, [pc, #128]	@ (80027e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002766:	603b      	str	r3, [r7, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800276a:	4b1e      	ldr	r3, [pc, #120]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a1d      	ldr	r2, [pc, #116]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002774:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002776:	f7fe fdc7 	bl	8001308 <HAL_GetTick>
 800277a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800277c:	e009      	b.n	8002792 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800277e:	f7fe fdc3 	bl	8001308 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800278c:	d901      	bls.n	8002792 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e022      	b.n	80027d8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002792:	4b14      	ldr	r3, [pc, #80]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800279a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800279e:	d1ee      	bne.n	800277e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80027a0:	4b10      	ldr	r3, [pc, #64]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a0f      	ldr	r2, [pc, #60]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80027a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027ac:	f7fe fdac 	bl	8001308 <HAL_GetTick>
 80027b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80027b2:	e009      	b.n	80027c8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80027b4:	f7fe fda8 	bl	8001308 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027c2:	d901      	bls.n	80027c8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e007      	b.n	80027d8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80027c8:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027d4:	d1ee      	bne.n	80027b4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40007000 	.word	0x40007000

080027e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80027f0:	2300      	movs	r3, #0
 80027f2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e29b      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 8087 	beq.w	800291a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800280c:	4b96      	ldr	r3, [pc, #600]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 030c 	and.w	r3, r3, #12
 8002814:	2b04      	cmp	r3, #4
 8002816:	d00c      	beq.n	8002832 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002818:	4b93      	ldr	r3, [pc, #588]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 030c 	and.w	r3, r3, #12
 8002820:	2b08      	cmp	r3, #8
 8002822:	d112      	bne.n	800284a <HAL_RCC_OscConfig+0x62>
 8002824:	4b90      	ldr	r3, [pc, #576]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800282c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002830:	d10b      	bne.n	800284a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002832:	4b8d      	ldr	r3, [pc, #564]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d06c      	beq.n	8002918 <HAL_RCC_OscConfig+0x130>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d168      	bne.n	8002918 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e275      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002852:	d106      	bne.n	8002862 <HAL_RCC_OscConfig+0x7a>
 8002854:	4b84      	ldr	r3, [pc, #528]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a83      	ldr	r2, [pc, #524]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800285a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	e02e      	b.n	80028c0 <HAL_RCC_OscConfig+0xd8>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0x9c>
 800286a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	4b7c      	ldr	r3, [pc, #496]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a7b      	ldr	r2, [pc, #492]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800287c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e01d      	b.n	80028c0 <HAL_RCC_OscConfig+0xd8>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800288c:	d10c      	bne.n	80028a8 <HAL_RCC_OscConfig+0xc0>
 800288e:	4b76      	ldr	r3, [pc, #472]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a75      	ldr	r2, [pc, #468]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002894:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	4b73      	ldr	r3, [pc, #460]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a72      	ldr	r2, [pc, #456]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80028a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	e00b      	b.n	80028c0 <HAL_RCC_OscConfig+0xd8>
 80028a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80028ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	4b6c      	ldr	r3, [pc, #432]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a6b      	ldr	r2, [pc, #428]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80028ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d013      	beq.n	80028f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c8:	f7fe fd1e 	bl	8001308 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d0:	f7fe fd1a 	bl	8001308 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	@ 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e229      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e2:	4b61      	ldr	r3, [pc, #388]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0xe8>
 80028ee:	e014      	b.n	800291a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7fe fd0a 	bl	8001308 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f8:	f7fe fd06 	bl	8001308 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	@ 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e215      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290a:	4b57      	ldr	r3, [pc, #348]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f0      	bne.n	80028f8 <HAL_RCC_OscConfig+0x110>
 8002916:	e000      	b.n	800291a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d069      	beq.n	80029fa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002926:	4b50      	ldr	r3, [pc, #320]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00b      	beq.n	800294a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002932:	4b4d      	ldr	r3, [pc, #308]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 030c 	and.w	r3, r3, #12
 800293a:	2b08      	cmp	r3, #8
 800293c:	d11c      	bne.n	8002978 <HAL_RCC_OscConfig+0x190>
 800293e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d116      	bne.n	8002978 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294a:	4b47      	ldr	r3, [pc, #284]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d005      	beq.n	8002962 <HAL_RCC_OscConfig+0x17a>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d001      	beq.n	8002962 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e1e9      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002962:	4b41      	ldr	r3, [pc, #260]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	493d      	ldr	r1, [pc, #244]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002972:	4313      	orrs	r3, r2
 8002974:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002976:	e040      	b.n	80029fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d023      	beq.n	80029c8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002980:	4b39      	ldr	r3, [pc, #228]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a38      	ldr	r2, [pc, #224]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7fe fcbc 	bl	8001308 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002994:	f7fe fcb8 	bl	8001308 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e1c7      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a6:	4b30      	ldr	r3, [pc, #192]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d0f0      	beq.n	8002994 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	4929      	ldr	r1, [pc, #164]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	600b      	str	r3, [r1, #0]
 80029c6:	e018      	b.n	80029fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c8:	4b27      	ldr	r3, [pc, #156]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a26      	ldr	r2, [pc, #152]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80029ce:	f023 0301 	bic.w	r3, r3, #1
 80029d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d4:	f7fe fc98 	bl	8001308 <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029dc:	f7fe fc94 	bl	8001308 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e1a3      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f0      	bne.n	80029dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d038      	beq.n	8002a78 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d019      	beq.n	8002a42 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a0e:	4b16      	ldr	r3, [pc, #88]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a12:	4a15      	ldr	r2, [pc, #84]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002a14:	f043 0301 	orr.w	r3, r3, #1
 8002a18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1a:	f7fe fc75 	bl	8001308 <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a22:	f7fe fc71 	bl	8001308 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e180      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a34:	4b0c      	ldr	r3, [pc, #48]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002a36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x23a>
 8002a40:	e01a      	b.n	8002a78 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a42:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a46:	4a08      	ldr	r2, [pc, #32]	@ (8002a68 <HAL_RCC_OscConfig+0x280>)
 8002a48:	f023 0301 	bic.w	r3, r3, #1
 8002a4c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4e:	f7fe fc5b 	bl	8001308 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a54:	e00a      	b.n	8002a6c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a56:	f7fe fc57 	bl	8001308 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d903      	bls.n	8002a6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e166      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
 8002a68:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a6c:	4b92      	ldr	r3, [pc, #584]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1ee      	bne.n	8002a56 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 80a4 	beq.w	8002bce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a86:	4b8c      	ldr	r3, [pc, #560]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10d      	bne.n	8002aae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a92:	4b89      	ldr	r3, [pc, #548]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	4a88      	ldr	r2, [pc, #544]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a9e:	4b86      	ldr	r3, [pc, #536]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aae:	4b83      	ldr	r3, [pc, #524]	@ (8002cbc <HAL_RCC_OscConfig+0x4d4>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d118      	bne.n	8002aec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002aba:	4b80      	ldr	r3, [pc, #512]	@ (8002cbc <HAL_RCC_OscConfig+0x4d4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a7f      	ldr	r2, [pc, #508]	@ (8002cbc <HAL_RCC_OscConfig+0x4d4>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac6:	f7fe fc1f 	bl	8001308 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fe fc1b 	bl	8001308 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b64      	cmp	r3, #100	@ 0x64
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e12a      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ae0:	4b76      	ldr	r3, [pc, #472]	@ (8002cbc <HAL_RCC_OscConfig+0x4d4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d106      	bne.n	8002b02 <HAL_RCC_OscConfig+0x31a>
 8002af4:	4b70      	ldr	r3, [pc, #448]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af8:	4a6f      	ldr	r2, [pc, #444]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b00:	e02d      	b.n	8002b5e <HAL_RCC_OscConfig+0x376>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x33c>
 8002b0a:	4b6b      	ldr	r3, [pc, #428]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0e:	4a6a      	ldr	r2, [pc, #424]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b10:	f023 0301 	bic.w	r3, r3, #1
 8002b14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b16:	4b68      	ldr	r3, [pc, #416]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1a:	4a67      	ldr	r2, [pc, #412]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b1c:	f023 0304 	bic.w	r3, r3, #4
 8002b20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b22:	e01c      	b.n	8002b5e <HAL_RCC_OscConfig+0x376>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b05      	cmp	r3, #5
 8002b2a:	d10c      	bne.n	8002b46 <HAL_RCC_OscConfig+0x35e>
 8002b2c:	4b62      	ldr	r3, [pc, #392]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b30:	4a61      	ldr	r2, [pc, #388]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b38:	4b5f      	ldr	r3, [pc, #380]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3c:	4a5e      	ldr	r2, [pc, #376]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b44:	e00b      	b.n	8002b5e <HAL_RCC_OscConfig+0x376>
 8002b46:	4b5c      	ldr	r3, [pc, #368]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4a:	4a5b      	ldr	r2, [pc, #364]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b52:	4b59      	ldr	r3, [pc, #356]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b56:	4a58      	ldr	r2, [pc, #352]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b58:	f023 0304 	bic.w	r3, r3, #4
 8002b5c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d015      	beq.n	8002b92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b66:	f7fe fbcf 	bl	8001308 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6c:	e00a      	b.n	8002b84 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6e:	f7fe fbcb 	bl	8001308 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e0d8      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b84:	4b4c      	ldr	r3, [pc, #304]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0ee      	beq.n	8002b6e <HAL_RCC_OscConfig+0x386>
 8002b90:	e014      	b.n	8002bbc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b92:	f7fe fbb9 	bl	8001308 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9a:	f7fe fbb5 	bl	8001308 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e0c2      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb0:	4b41      	ldr	r3, [pc, #260]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ee      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d105      	bne.n	8002bce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc2:	4b3d      	ldr	r3, [pc, #244]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	4a3c      	ldr	r2, [pc, #240]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002bc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bcc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 80ae 	beq.w	8002d34 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bd8:	4b37      	ldr	r3, [pc, #220]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d06d      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d14b      	bne.n	8002c84 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	4b32      	ldr	r3, [pc, #200]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a31      	ldr	r2, [pc, #196]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002bf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fb86 	bl	8001308 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c00:	f7fe fb82 	bl	8001308 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e091      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c12:	4b29      	ldr	r3, [pc, #164]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69da      	ldr	r2, [r3, #28]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a1b      	ldr	r3, [r3, #32]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2c:	019b      	lsls	r3, r3, #6
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	3b01      	subs	r3, #1
 8002c38:	041b      	lsls	r3, r3, #16
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	061b      	lsls	r3, r3, #24
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c48:	071b      	lsls	r3, r3, #28
 8002c4a:	491b      	ldr	r1, [pc, #108]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c50:	4b19      	ldr	r3, [pc, #100]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a18      	ldr	r2, [pc, #96]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5c:	f7fe fb54 	bl	8001308 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c64:	f7fe fb50 	bl	8001308 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e05f      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c76:	4b10      	ldr	r3, [pc, #64]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d0f0      	beq.n	8002c64 <HAL_RCC_OscConfig+0x47c>
 8002c82:	e057      	b.n	8002d34 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c84:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c90:	f7fe fb3a 	bl	8001308 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c98:	f7fe fb36 	bl	8001308 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e045      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002caa:	4b03      	ldr	r3, [pc, #12]	@ (8002cb8 <HAL_RCC_OscConfig+0x4d0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f0      	bne.n	8002c98 <HAL_RCC_OscConfig+0x4b0>
 8002cb6:	e03d      	b.n	8002d34 <HAL_RCC_OscConfig+0x54c>
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <HAL_RCC_OscConfig+0x558>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d030      	beq.n	8002d30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d129      	bne.n	8002d30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d122      	bne.n	8002d30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cf6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d119      	bne.n	8002d30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d06:	085b      	lsrs	r3, r3, #1
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d10f      	bne.n	8002d30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d107      	bne.n	8002d30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800

08002d44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0d0      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d5c:	4b6a      	ldr	r3, [pc, #424]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 030f 	and.w	r3, r3, #15
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d910      	bls.n	8002d8c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6a:	4b67      	ldr	r3, [pc, #412]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f023 020f 	bic.w	r2, r3, #15
 8002d72:	4965      	ldr	r1, [pc, #404]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7a:	4b63      	ldr	r3, [pc, #396]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 030f 	and.w	r3, r3, #15
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d001      	beq.n	8002d8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0b8      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d020      	beq.n	8002dda <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d005      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002da4:	4b59      	ldr	r3, [pc, #356]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	4a58      	ldr	r2, [pc, #352]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002daa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002dae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d005      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dbc:	4b53      	ldr	r3, [pc, #332]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	4a52      	ldr	r2, [pc, #328]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002dc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002dc6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc8:	4b50      	ldr	r3, [pc, #320]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	494d      	ldr	r1, [pc, #308]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d040      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d107      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dee:	4b47      	ldr	r3, [pc, #284]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d115      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e07f      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d107      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e06:	4b41      	ldr	r3, [pc, #260]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d109      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e073      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e16:	4b3d      	ldr	r3, [pc, #244]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e06b      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e26:	4b39      	ldr	r3, [pc, #228]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f023 0203 	bic.w	r2, r3, #3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4936      	ldr	r1, [pc, #216]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e38:	f7fe fa66 	bl	8001308 <HAL_GetTick>
 8002e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e40:	f7fe fa62 	bl	8001308 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e053      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e56:	4b2d      	ldr	r3, [pc, #180]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 020c 	and.w	r2, r3, #12
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d1eb      	bne.n	8002e40 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e68:	4b27      	ldr	r3, [pc, #156]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 030f 	and.w	r3, r3, #15
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d210      	bcs.n	8002e98 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b24      	ldr	r3, [pc, #144]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 020f 	bic.w	r2, r3, #15
 8002e7e:	4922      	ldr	r1, [pc, #136]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e86:	4b20      	ldr	r3, [pc, #128]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d001      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e032      	b.n	8002efe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d008      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea4:	4b19      	ldr	r3, [pc, #100]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4916      	ldr	r1, [pc, #88]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d009      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ec2:	4b12      	ldr	r3, [pc, #72]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	490e      	ldr	r1, [pc, #56]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ed6:	f000 f821 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 8002eda:	4602      	mov	r2, r0
 8002edc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	091b      	lsrs	r3, r3, #4
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	490a      	ldr	r1, [pc, #40]	@ (8002f10 <HAL_RCC_ClockConfig+0x1cc>)
 8002ee8:	5ccb      	ldrb	r3, [r1, r3]
 8002eea:	fa22 f303 	lsr.w	r3, r2, r3
 8002eee:	4a09      	ldr	r2, [pc, #36]	@ (8002f14 <HAL_RCC_ClockConfig+0x1d0>)
 8002ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ef2:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <HAL_RCC_ClockConfig+0x1d4>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe f8cc 	bl	8001094 <HAL_InitTick>

  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40023c00 	.word	0x40023c00
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	08009584 	.word	0x08009584
 8002f14:	20000000 	.word	0x20000000
 8002f18:	20000004 	.word	0x20000004

08002f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f20:	b094      	sub	sp, #80	@ 0x50
 8002f22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f28:	2300      	movs	r3, #0
 8002f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f34:	4b79      	ldr	r3, [pc, #484]	@ (800311c <HAL_RCC_GetSysClockFreq+0x200>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 030c 	and.w	r3, r3, #12
 8002f3c:	2b08      	cmp	r3, #8
 8002f3e:	d00d      	beq.n	8002f5c <HAL_RCC_GetSysClockFreq+0x40>
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	f200 80e1 	bhi.w	8003108 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <HAL_RCC_GetSysClockFreq+0x34>
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d003      	beq.n	8002f56 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f4e:	e0db      	b.n	8003108 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f50:	4b73      	ldr	r3, [pc, #460]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f54:	e0db      	b.n	800310e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f56:	4b73      	ldr	r3, [pc, #460]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f5a:	e0d8      	b.n	800310e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f5c:	4b6f      	ldr	r3, [pc, #444]	@ (800311c <HAL_RCC_GetSysClockFreq+0x200>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002f66:	4b6d      	ldr	r3, [pc, #436]	@ (800311c <HAL_RCC_GetSysClockFreq+0x200>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d063      	beq.n	800303a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f72:	4b6a      	ldr	r3, [pc, #424]	@ (800311c <HAL_RCC_GetSysClockFreq+0x200>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	099b      	lsrs	r3, r3, #6
 8002f78:	2200      	movs	r2, #0
 8002f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f86:	2300      	movs	r3, #0
 8002f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f8e:	4622      	mov	r2, r4
 8002f90:	462b      	mov	r3, r5
 8002f92:	f04f 0000 	mov.w	r0, #0
 8002f96:	f04f 0100 	mov.w	r1, #0
 8002f9a:	0159      	lsls	r1, r3, #5
 8002f9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fa0:	0150      	lsls	r0, r2, #5
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	4621      	mov	r1, r4
 8002fa8:	1a51      	subs	r1, r2, r1
 8002faa:	6139      	str	r1, [r7, #16]
 8002fac:	4629      	mov	r1, r5
 8002fae:	eb63 0301 	sbc.w	r3, r3, r1
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	f04f 0300 	mov.w	r3, #0
 8002fbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fc0:	4659      	mov	r1, fp
 8002fc2:	018b      	lsls	r3, r1, #6
 8002fc4:	4651      	mov	r1, sl
 8002fc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fca:	4651      	mov	r1, sl
 8002fcc:	018a      	lsls	r2, r1, #6
 8002fce:	4651      	mov	r1, sl
 8002fd0:	ebb2 0801 	subs.w	r8, r2, r1
 8002fd4:	4659      	mov	r1, fp
 8002fd6:	eb63 0901 	sbc.w	r9, r3, r1
 8002fda:	f04f 0200 	mov.w	r2, #0
 8002fde:	f04f 0300 	mov.w	r3, #0
 8002fe2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fe6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fee:	4690      	mov	r8, r2
 8002ff0:	4699      	mov	r9, r3
 8002ff2:	4623      	mov	r3, r4
 8002ff4:	eb18 0303 	adds.w	r3, r8, r3
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	462b      	mov	r3, r5
 8002ffc:	eb49 0303 	adc.w	r3, r9, r3
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	f04f 0300 	mov.w	r3, #0
 800300a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800300e:	4629      	mov	r1, r5
 8003010:	024b      	lsls	r3, r1, #9
 8003012:	4621      	mov	r1, r4
 8003014:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003018:	4621      	mov	r1, r4
 800301a:	024a      	lsls	r2, r1, #9
 800301c:	4610      	mov	r0, r2
 800301e:	4619      	mov	r1, r3
 8003020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003022:	2200      	movs	r2, #0
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003026:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003028:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800302c:	f7fd f960 	bl	80002f0 <__aeabi_uldivmod>
 8003030:	4602      	mov	r2, r0
 8003032:	460b      	mov	r3, r1
 8003034:	4613      	mov	r3, r2
 8003036:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003038:	e058      	b.n	80030ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800303a:	4b38      	ldr	r3, [pc, #224]	@ (800311c <HAL_RCC_GetSysClockFreq+0x200>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	099b      	lsrs	r3, r3, #6
 8003040:	2200      	movs	r2, #0
 8003042:	4618      	mov	r0, r3
 8003044:	4611      	mov	r1, r2
 8003046:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800304a:	623b      	str	r3, [r7, #32]
 800304c:	2300      	movs	r3, #0
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003050:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003054:	4642      	mov	r2, r8
 8003056:	464b      	mov	r3, r9
 8003058:	f04f 0000 	mov.w	r0, #0
 800305c:	f04f 0100 	mov.w	r1, #0
 8003060:	0159      	lsls	r1, r3, #5
 8003062:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003066:	0150      	lsls	r0, r2, #5
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	4641      	mov	r1, r8
 800306e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003072:	4649      	mov	r1, r9
 8003074:	eb63 0b01 	sbc.w	fp, r3, r1
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003084:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003088:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800308c:	ebb2 040a 	subs.w	r4, r2, sl
 8003090:	eb63 050b 	sbc.w	r5, r3, fp
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	00eb      	lsls	r3, r5, #3
 800309e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030a2:	00e2      	lsls	r2, r4, #3
 80030a4:	4614      	mov	r4, r2
 80030a6:	461d      	mov	r5, r3
 80030a8:	4643      	mov	r3, r8
 80030aa:	18e3      	adds	r3, r4, r3
 80030ac:	603b      	str	r3, [r7, #0]
 80030ae:	464b      	mov	r3, r9
 80030b0:	eb45 0303 	adc.w	r3, r5, r3
 80030b4:	607b      	str	r3, [r7, #4]
 80030b6:	f04f 0200 	mov.w	r2, #0
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030c2:	4629      	mov	r1, r5
 80030c4:	028b      	lsls	r3, r1, #10
 80030c6:	4621      	mov	r1, r4
 80030c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030cc:	4621      	mov	r1, r4
 80030ce:	028a      	lsls	r2, r1, #10
 80030d0:	4610      	mov	r0, r2
 80030d2:	4619      	mov	r1, r3
 80030d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030d6:	2200      	movs	r2, #0
 80030d8:	61bb      	str	r3, [r7, #24]
 80030da:	61fa      	str	r2, [r7, #28]
 80030dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030e0:	f7fd f906 	bl	80002f0 <__aeabi_uldivmod>
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	4613      	mov	r3, r2
 80030ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80030ec:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <HAL_RCC_GetSysClockFreq+0x200>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	0c1b      	lsrs	r3, r3, #16
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	3301      	adds	r3, #1
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80030fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003100:	fbb2 f3f3 	udiv	r3, r2, r3
 8003104:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003106:	e002      	b.n	800310e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003108:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x204>)
 800310a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800310c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800310e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003110:	4618      	mov	r0, r3
 8003112:	3750      	adds	r7, #80	@ 0x50
 8003114:	46bd      	mov	sp, r7
 8003116:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	00f42400 	.word	0x00f42400
 8003124:	007a1200 	.word	0x007a1200

08003128 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800312c:	4b03      	ldr	r3, [pc, #12]	@ (800313c <HAL_RCC_GetHCLKFreq+0x14>)
 800312e:	681b      	ldr	r3, [r3, #0]
}
 8003130:	4618      	mov	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	20000000 	.word	0x20000000

08003140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003144:	f7ff fff0 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 8003148:	4602      	mov	r2, r0
 800314a:	4b05      	ldr	r3, [pc, #20]	@ (8003160 <HAL_RCC_GetPCLK1Freq+0x20>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	0a9b      	lsrs	r3, r3, #10
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	4903      	ldr	r1, [pc, #12]	@ (8003164 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003156:	5ccb      	ldrb	r3, [r1, r3]
 8003158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800315c:	4618      	mov	r0, r3
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40023800 	.word	0x40023800
 8003164:	08009594 	.word	0x08009594

08003168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800316c:	f7ff ffdc 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 8003170:	4602      	mov	r2, r0
 8003172:	4b05      	ldr	r3, [pc, #20]	@ (8003188 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	0b5b      	lsrs	r3, r3, #13
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	4903      	ldr	r1, [pc, #12]	@ (800318c <HAL_RCC_GetPCLK2Freq+0x24>)
 800317e:	5ccb      	ldrb	r3, [r1, r3]
 8003180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40023800 	.word	0x40023800
 800318c:	08009594 	.word	0x08009594

08003190 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	220f      	movs	r2, #15
 800319e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80031a0:	4b12      	ldr	r3, [pc, #72]	@ (80031ec <HAL_RCC_GetClockConfig+0x5c>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 0203 	and.w	r2, r3, #3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80031ac:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <HAL_RCC_GetClockConfig+0x5c>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80031b8:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <HAL_RCC_GetClockConfig+0x5c>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80031c4:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <HAL_RCC_GetClockConfig+0x5c>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	08db      	lsrs	r3, r3, #3
 80031ca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80031d2:	4b07      	ldr	r3, [pc, #28]	@ (80031f0 <HAL_RCC_GetClockConfig+0x60>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 020f 	and.w	r2, r3, #15
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	601a      	str	r2, [r3, #0]
}
 80031de:	bf00      	nop
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40023800 	.word	0x40023800
 80031f0:	40023c00 	.word	0x40023c00

080031f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003208:	2300      	movs	r3, #0
 800320a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800320c:	2300      	movs	r3, #0
 800320e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d012      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800321c:	4b69      	ldr	r3, [pc, #420]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4a68      	ldr	r2, [pc, #416]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003222:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003226:	6093      	str	r3, [r2, #8]
 8003228:	4b66      	ldr	r3, [pc, #408]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003230:	4964      	ldr	r1, [pc, #400]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003232:	4313      	orrs	r3, r2
 8003234:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800323e:	2301      	movs	r3, #1
 8003240:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d017      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800324e:	4b5d      	ldr	r3, [pc, #372]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003254:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325c:	4959      	ldr	r1, [pc, #356]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800325e:	4313      	orrs	r3, r2
 8003260:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003268:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800326c:	d101      	bne.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800326e:	2301      	movs	r3, #1
 8003270:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800327a:	2301      	movs	r3, #1
 800327c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d017      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800328a:	4b4e      	ldr	r3, [pc, #312]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800328c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003290:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003298:	494a      	ldr	r1, [pc, #296]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800329a:	4313      	orrs	r3, r2
 800329c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032a8:	d101      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80032aa:	2301      	movs	r3, #1
 80032ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80032b6:	2301      	movs	r3, #1
 80032b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80032c6:	2301      	movs	r3, #1
 80032c8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0320 	and.w	r3, r3, #32
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f000 808b 	beq.w	80033ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80032d8:	4b3a      	ldr	r3, [pc, #232]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032dc:	4a39      	ldr	r2, [pc, #228]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80032e4:	4b37      	ldr	r3, [pc, #220]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80032f0:	4b35      	ldr	r3, [pc, #212]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a34      	ldr	r2, [pc, #208]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032fc:	f7fe f804 	bl	8001308 <HAL_GetTick>
 8003300:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003304:	f7fe f800 	bl	8001308 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b64      	cmp	r3, #100	@ 0x64
 8003310:	d901      	bls.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e38f      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003316:	4b2c      	ldr	r3, [pc, #176]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800331e:	2b00      	cmp	r3, #0
 8003320:	d0f0      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003322:	4b28      	ldr	r3, [pc, #160]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800332a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d035      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	429a      	cmp	r2, r3
 800333e:	d02e      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003340:	4b20      	ldr	r3, [pc, #128]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003344:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003348:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800334a:	4b1e      	ldr	r3, [pc, #120]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334e:	4a1d      	ldr	r2, [pc, #116]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003354:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003356:	4b1b      	ldr	r3, [pc, #108]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800335a:	4a1a      	ldr	r2, [pc, #104]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800335c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003360:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003362:	4a18      	ldr	r2, [pc, #96]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003368:	4b16      	ldr	r3, [pc, #88]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800336a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b01      	cmp	r3, #1
 8003372:	d114      	bne.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fd ffc8 	bl	8001308 <HAL_GetTick>
 8003378:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337a:	e00a      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800337c:	f7fd ffc4 	bl	8001308 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338a:	4293      	cmp	r3, r2
 800338c:	d901      	bls.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e351      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003392:	4b0c      	ldr	r3, [pc, #48]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0ee      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033aa:	d111      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80033ac:	4b05      	ldr	r3, [pc, #20]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033b8:	4b04      	ldr	r3, [pc, #16]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80033ba:	400b      	ands	r3, r1
 80033bc:	4901      	ldr	r1, [pc, #4]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	608b      	str	r3, [r1, #8]
 80033c2:	e00b      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80033c4:	40023800 	.word	0x40023800
 80033c8:	40007000 	.word	0x40007000
 80033cc:	0ffffcff 	.word	0x0ffffcff
 80033d0:	4bac      	ldr	r3, [pc, #688]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	4aab      	ldr	r2, [pc, #684]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033d6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80033da:	6093      	str	r3, [r2, #8]
 80033dc:	4ba9      	ldr	r3, [pc, #676]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033e8:	49a6      	ldr	r1, [pc, #664]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0310 	and.w	r3, r3, #16
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d010      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80033fa:	4ba2      	ldr	r3, [pc, #648]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003400:	4aa0      	ldr	r2, [pc, #640]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003402:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003406:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800340a:	4b9e      	ldr	r3, [pc, #632]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800340c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003414:	499b      	ldr	r1, [pc, #620]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003416:	4313      	orrs	r3, r2
 8003418:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00a      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003428:	4b96      	ldr	r3, [pc, #600]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800342a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003436:	4993      	ldr	r1, [pc, #588]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003438:	4313      	orrs	r3, r2
 800343a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00a      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800344a:	4b8e      	ldr	r3, [pc, #568]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800344c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003450:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003458:	498a      	ldr	r1, [pc, #552]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800345a:	4313      	orrs	r3, r2
 800345c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00a      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800346c:	4b85      	ldr	r3, [pc, #532]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003472:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800347a:	4982      	ldr	r1, [pc, #520]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800347c:	4313      	orrs	r3, r2
 800347e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00a      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800348e:	4b7d      	ldr	r3, [pc, #500]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003494:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800349c:	4979      	ldr	r1, [pc, #484]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00a      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034b0:	4b74      	ldr	r3, [pc, #464]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b6:	f023 0203 	bic.w	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034be:	4971      	ldr	r1, [pc, #452]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d8:	f023 020c 	bic.w	r2, r3, #12
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034e0:	4968      	ldr	r1, [pc, #416]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00a      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034f4:	4b63      	ldr	r3, [pc, #396]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034fa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003502:	4960      	ldr	r1, [pc, #384]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003504:	4313      	orrs	r3, r2
 8003506:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00a      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003516:	4b5b      	ldr	r3, [pc, #364]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003524:	4957      	ldr	r1, [pc, #348]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003526:	4313      	orrs	r3, r2
 8003528:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00a      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003538:	4b52      	ldr	r3, [pc, #328]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800353a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800353e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003546:	494f      	ldr	r1, [pc, #316]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003548:	4313      	orrs	r3, r2
 800354a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800355a:	4b4a      	ldr	r3, [pc, #296]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800355c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003560:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	4946      	ldr	r1, [pc, #280]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800356a:	4313      	orrs	r3, r2
 800356c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00a      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800357c:	4b41      	ldr	r3, [pc, #260]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800357e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003582:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358a:	493e      	ldr	r1, [pc, #248]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00a      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800359e:	4b39      	ldr	r3, [pc, #228]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ac:	4935      	ldr	r1, [pc, #212]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035c0:	4b30      	ldr	r3, [pc, #192]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035ce:	492d      	ldr	r1, [pc, #180]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d011      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80035e2:	4b28      	ldr	r3, [pc, #160]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035f0:	4924      	ldr	r1, [pc, #144]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003600:	d101      	bne.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003602:	2301      	movs	r3, #1
 8003604:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003612:	2301      	movs	r3, #1
 8003614:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003622:	4b18      	ldr	r3, [pc, #96]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003628:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003630:	4914      	ldr	r1, [pc, #80]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00b      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003644:	4b0f      	ldr	r3, [pc, #60]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003654:	490b      	ldr	r1, [pc, #44]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003656:	4313      	orrs	r3, r2
 8003658:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00f      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003678:	4902      	ldr	r1, [pc, #8]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367a:	4313      	orrs	r3, r2
 800367c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003680:	e002      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003682:	bf00      	nop
 8003684:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00b      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003694:	4b8a      	ldr	r3, [pc, #552]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003696:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800369a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a4:	4986      	ldr	r1, [pc, #536]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00b      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80036b8:	4b81      	ldr	r3, [pc, #516]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036be:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036c8:	497d      	ldr	r1, [pc, #500]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d006      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 80d6 	beq.w	8003890 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80036e4:	4b76      	ldr	r3, [pc, #472]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a75      	ldr	r2, [pc, #468]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036f0:	f7fd fe0a 	bl	8001308 <HAL_GetTick>
 80036f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036f6:	e008      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036f8:	f7fd fe06 	bl	8001308 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	@ 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e195      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800370a:	4b6d      	ldr	r3, [pc, #436]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d021      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003726:	2b00      	cmp	r3, #0
 8003728:	d11d      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800372a:	4b65      	ldr	r3, [pc, #404]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800372c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003730:	0c1b      	lsrs	r3, r3, #16
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003738:	4b61      	ldr	r3, [pc, #388]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800373a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800373e:	0e1b      	lsrs	r3, r3, #24
 8003740:	f003 030f 	and.w	r3, r3, #15
 8003744:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	019a      	lsls	r2, r3, #6
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	041b      	lsls	r3, r3, #16
 8003750:	431a      	orrs	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	061b      	lsls	r3, r3, #24
 8003756:	431a      	orrs	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	071b      	lsls	r3, r3, #28
 800375e:	4958      	ldr	r1, [pc, #352]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d004      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800377a:	d00a      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003784:	2b00      	cmp	r3, #0
 8003786:	d02e      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003790:	d129      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003792:	4b4b      	ldr	r3, [pc, #300]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003794:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003798:	0c1b      	lsrs	r3, r3, #16
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037a0:	4b47      	ldr	r3, [pc, #284]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037a6:	0f1b      	lsrs	r3, r3, #28
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	019a      	lsls	r2, r3, #6
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	041b      	lsls	r3, r3, #16
 80037b8:	431a      	orrs	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	061b      	lsls	r3, r3, #24
 80037c0:	431a      	orrs	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	071b      	lsls	r3, r3, #28
 80037c6:	493e      	ldr	r1, [pc, #248]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80037ce:	4b3c      	ldr	r3, [pc, #240]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037d4:	f023 021f 	bic.w	r2, r3, #31
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037dc:	3b01      	subs	r3, #1
 80037de:	4938      	ldr	r1, [pc, #224]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d01d      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037f2:	4b33      	ldr	r3, [pc, #204]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f8:	0e1b      	lsrs	r3, r3, #24
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003800:	4b2f      	ldr	r3, [pc, #188]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003806:	0f1b      	lsrs	r3, r3, #28
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	019a      	lsls	r2, r3, #6
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	041b      	lsls	r3, r3, #16
 800381a:	431a      	orrs	r2, r3
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	061b      	lsls	r3, r3, #24
 8003820:	431a      	orrs	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	071b      	lsls	r3, r3, #28
 8003826:	4926      	ldr	r1, [pc, #152]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d011      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	019a      	lsls	r2, r3, #6
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	041b      	lsls	r3, r3, #16
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	061b      	lsls	r3, r3, #24
 800384e:	431a      	orrs	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	071b      	lsls	r3, r3, #28
 8003856:	491a      	ldr	r1, [pc, #104]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800385e:	4b18      	ldr	r3, [pc, #96]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a17      	ldr	r2, [pc, #92]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003864:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003868:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800386a:	f7fd fd4d 	bl	8001308 <HAL_GetTick>
 800386e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003872:	f7fd fd49 	bl	8001308 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b64      	cmp	r3, #100	@ 0x64
 800387e:	d901      	bls.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e0d8      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003884:	4b0e      	ldr	r3, [pc, #56]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2b01      	cmp	r3, #1
 8003894:	f040 80ce 	bne.w	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003898:	4b09      	ldr	r3, [pc, #36]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a08      	ldr	r2, [pc, #32]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800389e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a4:	f7fd fd30 	bl	8001308 <HAL_GetTick>
 80038a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038aa:	e00b      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80038ac:	f7fd fd2c 	bl	8001308 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b64      	cmp	r3, #100	@ 0x64
 80038b8:	d904      	bls.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e0bb      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80038be:	bf00      	nop
 80038c0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038d0:	d0ec      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d009      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d02e      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d12a      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038fa:	4b51      	ldr	r3, [pc, #324]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003900:	0c1b      	lsrs	r3, r3, #16
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003908:	4b4d      	ldr	r3, [pc, #308]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800390a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390e:	0f1b      	lsrs	r3, r3, #28
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	019a      	lsls	r2, r3, #6
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	041b      	lsls	r3, r3, #16
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	061b      	lsls	r3, r3, #24
 8003928:	431a      	orrs	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	071b      	lsls	r3, r3, #28
 800392e:	4944      	ldr	r1, [pc, #272]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003930:	4313      	orrs	r3, r2
 8003932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003936:	4b42      	ldr	r3, [pc, #264]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003938:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800393c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003944:	3b01      	subs	r3, #1
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	493d      	ldr	r1, [pc, #244]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800394a:	4313      	orrs	r3, r2
 800394c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d022      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003960:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003964:	d11d      	bne.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003966:	4b36      	ldr	r3, [pc, #216]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396c:	0e1b      	lsrs	r3, r3, #24
 800396e:	f003 030f 	and.w	r3, r3, #15
 8003972:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003974:	4b32      	ldr	r3, [pc, #200]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800397a:	0f1b      	lsrs	r3, r3, #28
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	019a      	lsls	r2, r3, #6
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	041b      	lsls	r3, r3, #16
 800398e:	431a      	orrs	r2, r3
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	061b      	lsls	r3, r3, #24
 8003994:	431a      	orrs	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	071b      	lsls	r3, r3, #28
 800399a:	4929      	ldr	r1, [pc, #164]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800399c:	4313      	orrs	r3, r2
 800399e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d028      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039ae:	4b24      	ldr	r3, [pc, #144]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b4:	0e1b      	lsrs	r3, r3, #24
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039bc:	4b20      	ldr	r3, [pc, #128]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c2:	0c1b      	lsrs	r3, r3, #16
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	019a      	lsls	r2, r3, #6
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	041b      	lsls	r3, r3, #16
 80039d4:	431a      	orrs	r2, r3
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	061b      	lsls	r3, r3, #24
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	071b      	lsls	r3, r3, #28
 80039e2:	4917      	ldr	r1, [pc, #92]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80039ea:	4b15      	ldr	r3, [pc, #84]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f8:	4911      	ldr	r1, [pc, #68]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a00:	4b0f      	ldr	r3, [pc, #60]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a0e      	ldr	r2, [pc, #56]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a0c:	f7fd fc7c 	bl	8001308 <HAL_GetTick>
 8003a10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a14:	f7fd fc78 	bl	8001308 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b64      	cmp	r3, #100	@ 0x64
 8003a20:	d901      	bls.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e007      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a26:	4b06      	ldr	r3, [pc, #24]	@ (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a32:	d1ef      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40023800 	.word	0x40023800

08003a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e049      	b.n	8003aea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d106      	bne.n	8003a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f841 	bl	8003af2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	4619      	mov	r1, r3
 8003a82:	4610      	mov	r0, r2
 8003a84:	f000 f9e8 	bl	8003e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
	...

08003b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d001      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e054      	b.n	8003bca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2202      	movs	r2, #2
 8003b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68da      	ldr	r2, [r3, #12]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 0201 	orr.w	r2, r2, #1
 8003b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a26      	ldr	r2, [pc, #152]	@ (8003bd8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d022      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b4a:	d01d      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a22      	ldr	r2, [pc, #136]	@ (8003bdc <HAL_TIM_Base_Start_IT+0xd4>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d018      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a21      	ldr	r2, [pc, #132]	@ (8003be0 <HAL_TIM_Base_Start_IT+0xd8>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d013      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1f      	ldr	r2, [pc, #124]	@ (8003be4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d00e      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8003be8 <HAL_TIM_Base_Start_IT+0xe0>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d009      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a1c      	ldr	r2, [pc, #112]	@ (8003bec <HAL_TIM_Base_Start_IT+0xe4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d004      	beq.n	8003b88 <HAL_TIM_Base_Start_IT+0x80>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a1b      	ldr	r2, [pc, #108]	@ (8003bf0 <HAL_TIM_Base_Start_IT+0xe8>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d115      	bne.n	8003bb4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	4b19      	ldr	r3, [pc, #100]	@ (8003bf4 <HAL_TIM_Base_Start_IT+0xec>)
 8003b90:	4013      	ands	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2b06      	cmp	r3, #6
 8003b98:	d015      	beq.n	8003bc6 <HAL_TIM_Base_Start_IT+0xbe>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba0:	d011      	beq.n	8003bc6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f042 0201 	orr.w	r2, r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb2:	e008      	b.n	8003bc6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	e000      	b.n	8003bc8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3714      	adds	r7, #20
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40010000 	.word	0x40010000
 8003bdc:	40000400 	.word	0x40000400
 8003be0:	40000800 	.word	0x40000800
 8003be4:	40000c00 	.word	0x40000c00
 8003be8:	40010400 	.word	0x40010400
 8003bec:	40014000 	.word	0x40014000
 8003bf0:	40001800 	.word	0x40001800
 8003bf4:	00010007 	.word	0x00010007

08003bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d020      	beq.n	8003c5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d01b      	beq.n	8003c5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0202 	mvn.w	r2, #2
 8003c2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f8e9 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003c48:	e005      	b.n	8003c56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f8db 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f8ec 	bl	8003e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d020      	beq.n	8003ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d01b      	beq.n	8003ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f06f 0204 	mvn.w	r2, #4
 8003c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f8c3 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003c94:	e005      	b.n	8003ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f8b5 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f8c6 	bl	8003e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d020      	beq.n	8003cf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d01b      	beq.n	8003cf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f06f 0208 	mvn.w	r2, #8
 8003cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2204      	movs	r2, #4
 8003cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f89d 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003ce0:	e005      	b.n	8003cee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f88f 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f8a0 	bl	8003e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f003 0310 	and.w	r3, r3, #16
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d020      	beq.n	8003d40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d01b      	beq.n	8003d40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0210 	mvn.w	r2, #16
 8003d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2208      	movs	r2, #8
 8003d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f877 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003d2c:	e005      	b.n	8003d3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f869 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f87a 	bl	8003e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	f003 0301 	and.w	r3, r3, #1
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00c      	beq.n	8003d64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f06f 0201 	mvn.w	r2, #1
 8003d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7fc ff86 	bl	8000c70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d104      	bne.n	8003d78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00c      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d007      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f913 	bl	8003fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00c      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d007      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f90b 	bl	8003fcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00c      	beq.n	8003dda <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d007      	beq.n	8003dda <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 f834 	bl	8003e42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	f003 0320 	and.w	r3, r3, #32
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00c      	beq.n	8003dfe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d007      	beq.n	8003dfe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f06f 0220 	mvn.w	r2, #32
 8003df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f8d3 	bl	8003fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
	...

08003e58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a43      	ldr	r2, [pc, #268]	@ (8003f78 <TIM_Base_SetConfig+0x120>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d013      	beq.n	8003e98 <TIM_Base_SetConfig+0x40>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e76:	d00f      	beq.n	8003e98 <TIM_Base_SetConfig+0x40>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a40      	ldr	r2, [pc, #256]	@ (8003f7c <TIM_Base_SetConfig+0x124>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d00b      	beq.n	8003e98 <TIM_Base_SetConfig+0x40>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a3f      	ldr	r2, [pc, #252]	@ (8003f80 <TIM_Base_SetConfig+0x128>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d007      	beq.n	8003e98 <TIM_Base_SetConfig+0x40>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f84 <TIM_Base_SetConfig+0x12c>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d003      	beq.n	8003e98 <TIM_Base_SetConfig+0x40>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a3d      	ldr	r2, [pc, #244]	@ (8003f88 <TIM_Base_SetConfig+0x130>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d108      	bne.n	8003eaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a32      	ldr	r2, [pc, #200]	@ (8003f78 <TIM_Base_SetConfig+0x120>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d02b      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eb8:	d027      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a2f      	ldr	r2, [pc, #188]	@ (8003f7c <TIM_Base_SetConfig+0x124>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d023      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a2e      	ldr	r2, [pc, #184]	@ (8003f80 <TIM_Base_SetConfig+0x128>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d01f      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8003f84 <TIM_Base_SetConfig+0x12c>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d01b      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8003f88 <TIM_Base_SetConfig+0x130>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d017      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a2b      	ldr	r2, [pc, #172]	@ (8003f8c <TIM_Base_SetConfig+0x134>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d013      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8003f90 <TIM_Base_SetConfig+0x138>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00f      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a29      	ldr	r2, [pc, #164]	@ (8003f94 <TIM_Base_SetConfig+0x13c>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00b      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a28      	ldr	r2, [pc, #160]	@ (8003f98 <TIM_Base_SetConfig+0x140>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d007      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a27      	ldr	r2, [pc, #156]	@ (8003f9c <TIM_Base_SetConfig+0x144>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d003      	beq.n	8003f0a <TIM_Base_SetConfig+0xb2>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a26      	ldr	r2, [pc, #152]	@ (8003fa0 <TIM_Base_SetConfig+0x148>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d108      	bne.n	8003f1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689a      	ldr	r2, [r3, #8]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8003f78 <TIM_Base_SetConfig+0x120>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d003      	beq.n	8003f4a <TIM_Base_SetConfig+0xf2>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a10      	ldr	r2, [pc, #64]	@ (8003f88 <TIM_Base_SetConfig+0x130>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d103      	bne.n	8003f52 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	691a      	ldr	r2, [r3, #16]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f043 0204 	orr.w	r2, r3, #4
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	601a      	str	r2, [r3, #0]
}
 8003f6a:	bf00      	nop
 8003f6c:	3714      	adds	r7, #20
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	40010000 	.word	0x40010000
 8003f7c:	40000400 	.word	0x40000400
 8003f80:	40000800 	.word	0x40000800
 8003f84:	40000c00 	.word	0x40000c00
 8003f88:	40010400 	.word	0x40010400
 8003f8c:	40014000 	.word	0x40014000
 8003f90:	40014400 	.word	0x40014400
 8003f94:	40014800 	.word	0x40014800
 8003f98:	40001800 	.word	0x40001800
 8003f9c:	40001c00 	.word	0x40001c00
 8003fa0:	40002000 	.word	0x40002000

08003fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e040      	b.n	8004074 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fc ff6c 	bl	8000ee0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2224      	movs	r2, #36	@ 0x24
 800400c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0201 	bic.w	r2, r2, #1
 800401c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 fb16 	bl	8004658 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 f8af 	bl	8004190 <UART_SetConfig>
 8004032:	4603      	mov	r3, r0
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e01b      	b.n	8004074 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800404a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800405a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 fb95 	bl	800479c <UART_CheckIdleState>
 8004072:	4603      	mov	r3, r0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08a      	sub	sp, #40	@ 0x28
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	4613      	mov	r3, r2
 800408a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004090:	2b20      	cmp	r3, #32
 8004092:	d177      	bne.n	8004184 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_UART_Transmit+0x24>
 800409a:	88fb      	ldrh	r3, [r7, #6]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e070      	b.n	8004186 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2221      	movs	r2, #33	@ 0x21
 80040b0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040b2:	f7fd f929 	bl	8001308 <HAL_GetTick>
 80040b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	88fa      	ldrh	r2, [r7, #6]
 80040bc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040d0:	d108      	bne.n	80040e4 <HAL_UART_Transmit+0x68>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d104      	bne.n	80040e4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80040da:	2300      	movs	r3, #0
 80040dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	61bb      	str	r3, [r7, #24]
 80040e2:	e003      	b.n	80040ec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040ec:	e02f      	b.n	800414e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2200      	movs	r2, #0
 80040f6:	2180      	movs	r1, #128	@ 0x80
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f000 fbf7 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d004      	beq.n	800410e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e03b      	b.n	8004186 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10b      	bne.n	800412c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	461a      	mov	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004122:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	3302      	adds	r3, #2
 8004128:	61bb      	str	r3, [r7, #24]
 800412a:	e007      	b.n	800413c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	781a      	ldrb	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	3301      	adds	r3, #1
 800413a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1c9      	bne.n	80040ee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	2140      	movs	r1, #64	@ 0x40
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 fbc1 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2220      	movs	r2, #32
 8004174:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e005      	b.n	8004186 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2220      	movs	r2, #32
 800417e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004180:	2300      	movs	r3, #0
 8004182:	e000      	b.n	8004186 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004184:	2302      	movs	r3, #2
  }
}
 8004186:	4618      	mov	r0, r3
 8004188:	3720      	adds	r7, #32
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	431a      	orrs	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	695b      	ldr	r3, [r3, #20]
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	4ba6      	ldr	r3, [pc, #664]	@ (8004454 <UART_SetConfig+0x2c4>)
 80041bc:	4013      	ands	r3, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6812      	ldr	r2, [r2, #0]
 80041c2:	6979      	ldr	r1, [r7, #20]
 80041c4:	430b      	orrs	r3, r1
 80041c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	430a      	orrs	r2, r1
 80041dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	430a      	orrs	r2, r1
 8004200:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a94      	ldr	r2, [pc, #592]	@ (8004458 <UART_SetConfig+0x2c8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d120      	bne.n	800424e <UART_SetConfig+0xbe>
 800420c:	4b93      	ldr	r3, [pc, #588]	@ (800445c <UART_SetConfig+0x2cc>)
 800420e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	2b03      	cmp	r3, #3
 8004218:	d816      	bhi.n	8004248 <UART_SetConfig+0xb8>
 800421a:	a201      	add	r2, pc, #4	@ (adr r2, 8004220 <UART_SetConfig+0x90>)
 800421c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004220:	08004231 	.word	0x08004231
 8004224:	0800423d 	.word	0x0800423d
 8004228:	08004237 	.word	0x08004237
 800422c:	08004243 	.word	0x08004243
 8004230:	2301      	movs	r3, #1
 8004232:	77fb      	strb	r3, [r7, #31]
 8004234:	e150      	b.n	80044d8 <UART_SetConfig+0x348>
 8004236:	2302      	movs	r3, #2
 8004238:	77fb      	strb	r3, [r7, #31]
 800423a:	e14d      	b.n	80044d8 <UART_SetConfig+0x348>
 800423c:	2304      	movs	r3, #4
 800423e:	77fb      	strb	r3, [r7, #31]
 8004240:	e14a      	b.n	80044d8 <UART_SetConfig+0x348>
 8004242:	2308      	movs	r3, #8
 8004244:	77fb      	strb	r3, [r7, #31]
 8004246:	e147      	b.n	80044d8 <UART_SetConfig+0x348>
 8004248:	2310      	movs	r3, #16
 800424a:	77fb      	strb	r3, [r7, #31]
 800424c:	e144      	b.n	80044d8 <UART_SetConfig+0x348>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a83      	ldr	r2, [pc, #524]	@ (8004460 <UART_SetConfig+0x2d0>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d132      	bne.n	80042be <UART_SetConfig+0x12e>
 8004258:	4b80      	ldr	r3, [pc, #512]	@ (800445c <UART_SetConfig+0x2cc>)
 800425a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425e:	f003 030c 	and.w	r3, r3, #12
 8004262:	2b0c      	cmp	r3, #12
 8004264:	d828      	bhi.n	80042b8 <UART_SetConfig+0x128>
 8004266:	a201      	add	r2, pc, #4	@ (adr r2, 800426c <UART_SetConfig+0xdc>)
 8004268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426c:	080042a1 	.word	0x080042a1
 8004270:	080042b9 	.word	0x080042b9
 8004274:	080042b9 	.word	0x080042b9
 8004278:	080042b9 	.word	0x080042b9
 800427c:	080042ad 	.word	0x080042ad
 8004280:	080042b9 	.word	0x080042b9
 8004284:	080042b9 	.word	0x080042b9
 8004288:	080042b9 	.word	0x080042b9
 800428c:	080042a7 	.word	0x080042a7
 8004290:	080042b9 	.word	0x080042b9
 8004294:	080042b9 	.word	0x080042b9
 8004298:	080042b9 	.word	0x080042b9
 800429c:	080042b3 	.word	0x080042b3
 80042a0:	2300      	movs	r3, #0
 80042a2:	77fb      	strb	r3, [r7, #31]
 80042a4:	e118      	b.n	80044d8 <UART_SetConfig+0x348>
 80042a6:	2302      	movs	r3, #2
 80042a8:	77fb      	strb	r3, [r7, #31]
 80042aa:	e115      	b.n	80044d8 <UART_SetConfig+0x348>
 80042ac:	2304      	movs	r3, #4
 80042ae:	77fb      	strb	r3, [r7, #31]
 80042b0:	e112      	b.n	80044d8 <UART_SetConfig+0x348>
 80042b2:	2308      	movs	r3, #8
 80042b4:	77fb      	strb	r3, [r7, #31]
 80042b6:	e10f      	b.n	80044d8 <UART_SetConfig+0x348>
 80042b8:	2310      	movs	r3, #16
 80042ba:	77fb      	strb	r3, [r7, #31]
 80042bc:	e10c      	b.n	80044d8 <UART_SetConfig+0x348>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a68      	ldr	r2, [pc, #416]	@ (8004464 <UART_SetConfig+0x2d4>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d120      	bne.n	800430a <UART_SetConfig+0x17a>
 80042c8:	4b64      	ldr	r3, [pc, #400]	@ (800445c <UART_SetConfig+0x2cc>)
 80042ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80042d2:	2b30      	cmp	r3, #48	@ 0x30
 80042d4:	d013      	beq.n	80042fe <UART_SetConfig+0x16e>
 80042d6:	2b30      	cmp	r3, #48	@ 0x30
 80042d8:	d814      	bhi.n	8004304 <UART_SetConfig+0x174>
 80042da:	2b20      	cmp	r3, #32
 80042dc:	d009      	beq.n	80042f2 <UART_SetConfig+0x162>
 80042de:	2b20      	cmp	r3, #32
 80042e0:	d810      	bhi.n	8004304 <UART_SetConfig+0x174>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d002      	beq.n	80042ec <UART_SetConfig+0x15c>
 80042e6:	2b10      	cmp	r3, #16
 80042e8:	d006      	beq.n	80042f8 <UART_SetConfig+0x168>
 80042ea:	e00b      	b.n	8004304 <UART_SetConfig+0x174>
 80042ec:	2300      	movs	r3, #0
 80042ee:	77fb      	strb	r3, [r7, #31]
 80042f0:	e0f2      	b.n	80044d8 <UART_SetConfig+0x348>
 80042f2:	2302      	movs	r3, #2
 80042f4:	77fb      	strb	r3, [r7, #31]
 80042f6:	e0ef      	b.n	80044d8 <UART_SetConfig+0x348>
 80042f8:	2304      	movs	r3, #4
 80042fa:	77fb      	strb	r3, [r7, #31]
 80042fc:	e0ec      	b.n	80044d8 <UART_SetConfig+0x348>
 80042fe:	2308      	movs	r3, #8
 8004300:	77fb      	strb	r3, [r7, #31]
 8004302:	e0e9      	b.n	80044d8 <UART_SetConfig+0x348>
 8004304:	2310      	movs	r3, #16
 8004306:	77fb      	strb	r3, [r7, #31]
 8004308:	e0e6      	b.n	80044d8 <UART_SetConfig+0x348>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a56      	ldr	r2, [pc, #344]	@ (8004468 <UART_SetConfig+0x2d8>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d120      	bne.n	8004356 <UART_SetConfig+0x1c6>
 8004314:	4b51      	ldr	r3, [pc, #324]	@ (800445c <UART_SetConfig+0x2cc>)
 8004316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800431a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800431e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004320:	d013      	beq.n	800434a <UART_SetConfig+0x1ba>
 8004322:	2bc0      	cmp	r3, #192	@ 0xc0
 8004324:	d814      	bhi.n	8004350 <UART_SetConfig+0x1c0>
 8004326:	2b80      	cmp	r3, #128	@ 0x80
 8004328:	d009      	beq.n	800433e <UART_SetConfig+0x1ae>
 800432a:	2b80      	cmp	r3, #128	@ 0x80
 800432c:	d810      	bhi.n	8004350 <UART_SetConfig+0x1c0>
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <UART_SetConfig+0x1a8>
 8004332:	2b40      	cmp	r3, #64	@ 0x40
 8004334:	d006      	beq.n	8004344 <UART_SetConfig+0x1b4>
 8004336:	e00b      	b.n	8004350 <UART_SetConfig+0x1c0>
 8004338:	2300      	movs	r3, #0
 800433a:	77fb      	strb	r3, [r7, #31]
 800433c:	e0cc      	b.n	80044d8 <UART_SetConfig+0x348>
 800433e:	2302      	movs	r3, #2
 8004340:	77fb      	strb	r3, [r7, #31]
 8004342:	e0c9      	b.n	80044d8 <UART_SetConfig+0x348>
 8004344:	2304      	movs	r3, #4
 8004346:	77fb      	strb	r3, [r7, #31]
 8004348:	e0c6      	b.n	80044d8 <UART_SetConfig+0x348>
 800434a:	2308      	movs	r3, #8
 800434c:	77fb      	strb	r3, [r7, #31]
 800434e:	e0c3      	b.n	80044d8 <UART_SetConfig+0x348>
 8004350:	2310      	movs	r3, #16
 8004352:	77fb      	strb	r3, [r7, #31]
 8004354:	e0c0      	b.n	80044d8 <UART_SetConfig+0x348>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a44      	ldr	r2, [pc, #272]	@ (800446c <UART_SetConfig+0x2dc>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d125      	bne.n	80043ac <UART_SetConfig+0x21c>
 8004360:	4b3e      	ldr	r3, [pc, #248]	@ (800445c <UART_SetConfig+0x2cc>)
 8004362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800436a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800436e:	d017      	beq.n	80043a0 <UART_SetConfig+0x210>
 8004370:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004374:	d817      	bhi.n	80043a6 <UART_SetConfig+0x216>
 8004376:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800437a:	d00b      	beq.n	8004394 <UART_SetConfig+0x204>
 800437c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004380:	d811      	bhi.n	80043a6 <UART_SetConfig+0x216>
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <UART_SetConfig+0x1fe>
 8004386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800438a:	d006      	beq.n	800439a <UART_SetConfig+0x20a>
 800438c:	e00b      	b.n	80043a6 <UART_SetConfig+0x216>
 800438e:	2300      	movs	r3, #0
 8004390:	77fb      	strb	r3, [r7, #31]
 8004392:	e0a1      	b.n	80044d8 <UART_SetConfig+0x348>
 8004394:	2302      	movs	r3, #2
 8004396:	77fb      	strb	r3, [r7, #31]
 8004398:	e09e      	b.n	80044d8 <UART_SetConfig+0x348>
 800439a:	2304      	movs	r3, #4
 800439c:	77fb      	strb	r3, [r7, #31]
 800439e:	e09b      	b.n	80044d8 <UART_SetConfig+0x348>
 80043a0:	2308      	movs	r3, #8
 80043a2:	77fb      	strb	r3, [r7, #31]
 80043a4:	e098      	b.n	80044d8 <UART_SetConfig+0x348>
 80043a6:	2310      	movs	r3, #16
 80043a8:	77fb      	strb	r3, [r7, #31]
 80043aa:	e095      	b.n	80044d8 <UART_SetConfig+0x348>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a2f      	ldr	r2, [pc, #188]	@ (8004470 <UART_SetConfig+0x2e0>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d125      	bne.n	8004402 <UART_SetConfig+0x272>
 80043b6:	4b29      	ldr	r3, [pc, #164]	@ (800445c <UART_SetConfig+0x2cc>)
 80043b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80043c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043c4:	d017      	beq.n	80043f6 <UART_SetConfig+0x266>
 80043c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043ca:	d817      	bhi.n	80043fc <UART_SetConfig+0x26c>
 80043cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d0:	d00b      	beq.n	80043ea <UART_SetConfig+0x25a>
 80043d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d6:	d811      	bhi.n	80043fc <UART_SetConfig+0x26c>
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <UART_SetConfig+0x254>
 80043dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e0:	d006      	beq.n	80043f0 <UART_SetConfig+0x260>
 80043e2:	e00b      	b.n	80043fc <UART_SetConfig+0x26c>
 80043e4:	2301      	movs	r3, #1
 80043e6:	77fb      	strb	r3, [r7, #31]
 80043e8:	e076      	b.n	80044d8 <UART_SetConfig+0x348>
 80043ea:	2302      	movs	r3, #2
 80043ec:	77fb      	strb	r3, [r7, #31]
 80043ee:	e073      	b.n	80044d8 <UART_SetConfig+0x348>
 80043f0:	2304      	movs	r3, #4
 80043f2:	77fb      	strb	r3, [r7, #31]
 80043f4:	e070      	b.n	80044d8 <UART_SetConfig+0x348>
 80043f6:	2308      	movs	r3, #8
 80043f8:	77fb      	strb	r3, [r7, #31]
 80043fa:	e06d      	b.n	80044d8 <UART_SetConfig+0x348>
 80043fc:	2310      	movs	r3, #16
 80043fe:	77fb      	strb	r3, [r7, #31]
 8004400:	e06a      	b.n	80044d8 <UART_SetConfig+0x348>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a1b      	ldr	r2, [pc, #108]	@ (8004474 <UART_SetConfig+0x2e4>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d138      	bne.n	800447e <UART_SetConfig+0x2ee>
 800440c:	4b13      	ldr	r3, [pc, #76]	@ (800445c <UART_SetConfig+0x2cc>)
 800440e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004412:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004416:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800441a:	d017      	beq.n	800444c <UART_SetConfig+0x2bc>
 800441c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004420:	d82a      	bhi.n	8004478 <UART_SetConfig+0x2e8>
 8004422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004426:	d00b      	beq.n	8004440 <UART_SetConfig+0x2b0>
 8004428:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800442c:	d824      	bhi.n	8004478 <UART_SetConfig+0x2e8>
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <UART_SetConfig+0x2aa>
 8004432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004436:	d006      	beq.n	8004446 <UART_SetConfig+0x2b6>
 8004438:	e01e      	b.n	8004478 <UART_SetConfig+0x2e8>
 800443a:	2300      	movs	r3, #0
 800443c:	77fb      	strb	r3, [r7, #31]
 800443e:	e04b      	b.n	80044d8 <UART_SetConfig+0x348>
 8004440:	2302      	movs	r3, #2
 8004442:	77fb      	strb	r3, [r7, #31]
 8004444:	e048      	b.n	80044d8 <UART_SetConfig+0x348>
 8004446:	2304      	movs	r3, #4
 8004448:	77fb      	strb	r3, [r7, #31]
 800444a:	e045      	b.n	80044d8 <UART_SetConfig+0x348>
 800444c:	2308      	movs	r3, #8
 800444e:	77fb      	strb	r3, [r7, #31]
 8004450:	e042      	b.n	80044d8 <UART_SetConfig+0x348>
 8004452:	bf00      	nop
 8004454:	efff69f3 	.word	0xefff69f3
 8004458:	40011000 	.word	0x40011000
 800445c:	40023800 	.word	0x40023800
 8004460:	40004400 	.word	0x40004400
 8004464:	40004800 	.word	0x40004800
 8004468:	40004c00 	.word	0x40004c00
 800446c:	40005000 	.word	0x40005000
 8004470:	40011400 	.word	0x40011400
 8004474:	40007800 	.word	0x40007800
 8004478:	2310      	movs	r3, #16
 800447a:	77fb      	strb	r3, [r7, #31]
 800447c:	e02c      	b.n	80044d8 <UART_SetConfig+0x348>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a72      	ldr	r2, [pc, #456]	@ (800464c <UART_SetConfig+0x4bc>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d125      	bne.n	80044d4 <UART_SetConfig+0x344>
 8004488:	4b71      	ldr	r3, [pc, #452]	@ (8004650 <UART_SetConfig+0x4c0>)
 800448a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004492:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004496:	d017      	beq.n	80044c8 <UART_SetConfig+0x338>
 8004498:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800449c:	d817      	bhi.n	80044ce <UART_SetConfig+0x33e>
 800449e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a2:	d00b      	beq.n	80044bc <UART_SetConfig+0x32c>
 80044a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a8:	d811      	bhi.n	80044ce <UART_SetConfig+0x33e>
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <UART_SetConfig+0x326>
 80044ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044b2:	d006      	beq.n	80044c2 <UART_SetConfig+0x332>
 80044b4:	e00b      	b.n	80044ce <UART_SetConfig+0x33e>
 80044b6:	2300      	movs	r3, #0
 80044b8:	77fb      	strb	r3, [r7, #31]
 80044ba:	e00d      	b.n	80044d8 <UART_SetConfig+0x348>
 80044bc:	2302      	movs	r3, #2
 80044be:	77fb      	strb	r3, [r7, #31]
 80044c0:	e00a      	b.n	80044d8 <UART_SetConfig+0x348>
 80044c2:	2304      	movs	r3, #4
 80044c4:	77fb      	strb	r3, [r7, #31]
 80044c6:	e007      	b.n	80044d8 <UART_SetConfig+0x348>
 80044c8:	2308      	movs	r3, #8
 80044ca:	77fb      	strb	r3, [r7, #31]
 80044cc:	e004      	b.n	80044d8 <UART_SetConfig+0x348>
 80044ce:	2310      	movs	r3, #16
 80044d0:	77fb      	strb	r3, [r7, #31]
 80044d2:	e001      	b.n	80044d8 <UART_SetConfig+0x348>
 80044d4:	2310      	movs	r3, #16
 80044d6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	69db      	ldr	r3, [r3, #28]
 80044dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044e0:	d15b      	bne.n	800459a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80044e2:	7ffb      	ldrb	r3, [r7, #31]
 80044e4:	2b08      	cmp	r3, #8
 80044e6:	d828      	bhi.n	800453a <UART_SetConfig+0x3aa>
 80044e8:	a201      	add	r2, pc, #4	@ (adr r2, 80044f0 <UART_SetConfig+0x360>)
 80044ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ee:	bf00      	nop
 80044f0:	08004515 	.word	0x08004515
 80044f4:	0800451d 	.word	0x0800451d
 80044f8:	08004525 	.word	0x08004525
 80044fc:	0800453b 	.word	0x0800453b
 8004500:	0800452b 	.word	0x0800452b
 8004504:	0800453b 	.word	0x0800453b
 8004508:	0800453b 	.word	0x0800453b
 800450c:	0800453b 	.word	0x0800453b
 8004510:	08004533 	.word	0x08004533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004514:	f7fe fe14 	bl	8003140 <HAL_RCC_GetPCLK1Freq>
 8004518:	61b8      	str	r0, [r7, #24]
        break;
 800451a:	e013      	b.n	8004544 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800451c:	f7fe fe24 	bl	8003168 <HAL_RCC_GetPCLK2Freq>
 8004520:	61b8      	str	r0, [r7, #24]
        break;
 8004522:	e00f      	b.n	8004544 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004524:	4b4b      	ldr	r3, [pc, #300]	@ (8004654 <UART_SetConfig+0x4c4>)
 8004526:	61bb      	str	r3, [r7, #24]
        break;
 8004528:	e00c      	b.n	8004544 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800452a:	f7fe fcf7 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 800452e:	61b8      	str	r0, [r7, #24]
        break;
 8004530:	e008      	b.n	8004544 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004536:	61bb      	str	r3, [r7, #24]
        break;
 8004538:	e004      	b.n	8004544 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800453a:	2300      	movs	r3, #0
 800453c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	77bb      	strb	r3, [r7, #30]
        break;
 8004542:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d074      	beq.n	8004634 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	005a      	lsls	r2, r3, #1
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	085b      	lsrs	r3, r3, #1
 8004554:	441a      	add	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	fbb2 f3f3 	udiv	r3, r2, r3
 800455e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	2b0f      	cmp	r3, #15
 8004564:	d916      	bls.n	8004594 <UART_SetConfig+0x404>
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800456c:	d212      	bcs.n	8004594 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	b29b      	uxth	r3, r3
 8004572:	f023 030f 	bic.w	r3, r3, #15
 8004576:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	085b      	lsrs	r3, r3, #1
 800457c:	b29b      	uxth	r3, r3
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	b29a      	uxth	r2, r3
 8004584:	89fb      	ldrh	r3, [r7, #14]
 8004586:	4313      	orrs	r3, r2
 8004588:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	89fa      	ldrh	r2, [r7, #14]
 8004590:	60da      	str	r2, [r3, #12]
 8004592:	e04f      	b.n	8004634 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	77bb      	strb	r3, [r7, #30]
 8004598:	e04c      	b.n	8004634 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800459a:	7ffb      	ldrb	r3, [r7, #31]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d828      	bhi.n	80045f2 <UART_SetConfig+0x462>
 80045a0:	a201      	add	r2, pc, #4	@ (adr r2, 80045a8 <UART_SetConfig+0x418>)
 80045a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a6:	bf00      	nop
 80045a8:	080045cd 	.word	0x080045cd
 80045ac:	080045d5 	.word	0x080045d5
 80045b0:	080045dd 	.word	0x080045dd
 80045b4:	080045f3 	.word	0x080045f3
 80045b8:	080045e3 	.word	0x080045e3
 80045bc:	080045f3 	.word	0x080045f3
 80045c0:	080045f3 	.word	0x080045f3
 80045c4:	080045f3 	.word	0x080045f3
 80045c8:	080045eb 	.word	0x080045eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045cc:	f7fe fdb8 	bl	8003140 <HAL_RCC_GetPCLK1Freq>
 80045d0:	61b8      	str	r0, [r7, #24]
        break;
 80045d2:	e013      	b.n	80045fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045d4:	f7fe fdc8 	bl	8003168 <HAL_RCC_GetPCLK2Freq>
 80045d8:	61b8      	str	r0, [r7, #24]
        break;
 80045da:	e00f      	b.n	80045fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004654 <UART_SetConfig+0x4c4>)
 80045de:	61bb      	str	r3, [r7, #24]
        break;
 80045e0:	e00c      	b.n	80045fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045e2:	f7fe fc9b 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 80045e6:	61b8      	str	r0, [r7, #24]
        break;
 80045e8:	e008      	b.n	80045fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ee:	61bb      	str	r3, [r7, #24]
        break;
 80045f0:	e004      	b.n	80045fc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	77bb      	strb	r3, [r7, #30]
        break;
 80045fa:	bf00      	nop
    }

    if (pclk != 0U)
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d018      	beq.n	8004634 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	085a      	lsrs	r2, r3, #1
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	441a      	add	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	fbb2 f3f3 	udiv	r3, r2, r3
 8004614:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b0f      	cmp	r3, #15
 800461a:	d909      	bls.n	8004630 <UART_SetConfig+0x4a0>
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004622:	d205      	bcs.n	8004630 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	b29a      	uxth	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	60da      	str	r2, [r3, #12]
 800462e:	e001      	b.n	8004634 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004640:	7fbb      	ldrb	r3, [r7, #30]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3720      	adds	r7, #32
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40007c00 	.word	0x40007c00
 8004650:	40023800 	.word	0x40023800
 8004654:	00f42400 	.word	0x00f42400

08004658 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004664:	f003 0308 	and.w	r3, r3, #8
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00a      	beq.n	8004682 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	430a      	orrs	r2, r1
 80046a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00a      	beq.n	80046c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	430a      	orrs	r2, r1
 80046c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	430a      	orrs	r2, r1
 80046e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ec:	f003 0310 	and.w	r3, r3, #16
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00a      	beq.n	800470a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	430a      	orrs	r2, r1
 800472a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004734:	2b00      	cmp	r3, #0
 8004736:	d01a      	beq.n	800476e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004752:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004756:	d10a      	bne.n	800476e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00a      	beq.n	8004790 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	430a      	orrs	r2, r1
 800478e:	605a      	str	r2, [r3, #4]
  }
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b098      	sub	sp, #96	@ 0x60
 80047a0:	af02      	add	r7, sp, #8
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047ac:	f7fc fdac 	bl	8001308 <HAL_GetTick>
 80047b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0308 	and.w	r3, r3, #8
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d12e      	bne.n	800481e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047c4:	9300      	str	r3, [sp, #0]
 80047c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047c8:	2200      	movs	r2, #0
 80047ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f88c 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d021      	beq.n	800481e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e2:	e853 3f00 	ldrex	r3, [r3]
 80047e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	461a      	mov	r2, r3
 80047f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004800:	e841 2300 	strex	r3, r2, [r1]
 8004804:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1e6      	bne.n	80047da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e062      	b.n	80048e4 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0304 	and.w	r3, r3, #4
 8004828:	2b04      	cmp	r3, #4
 800482a:	d149      	bne.n	80048c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800482c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004834:	2200      	movs	r2, #0
 8004836:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f856 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d03c      	beq.n	80048c0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484e:	e853 3f00 	ldrex	r3, [r3]
 8004852:	623b      	str	r3, [r7, #32]
   return(result);
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800485a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	461a      	mov	r2, r3
 8004862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004864:	633b      	str	r3, [r7, #48]	@ 0x30
 8004866:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004868:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800486a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800486c:	e841 2300 	strex	r3, r2, [r1]
 8004870:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1e6      	bne.n	8004846 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	3308      	adds	r3, #8
 800487e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	e853 3f00 	ldrex	r3, [r3]
 8004886:	60fb      	str	r3, [r7, #12]
   return(result);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f023 0301 	bic.w	r3, r3, #1
 800488e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3308      	adds	r3, #8
 8004896:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004898:	61fa      	str	r2, [r7, #28]
 800489a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489c:	69b9      	ldr	r1, [r7, #24]
 800489e:	69fa      	ldr	r2, [r7, #28]
 80048a0:	e841 2300 	strex	r3, r2, [r1]
 80048a4:	617b      	str	r3, [r7, #20]
   return(result);
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1e5      	bne.n	8004878 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e011      	b.n	80048e4 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2220      	movs	r2, #32
 80048ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3758      	adds	r7, #88	@ 0x58
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	4613      	mov	r3, r2
 80048fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048fc:	e04f      	b.n	800499e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004904:	d04b      	beq.n	800499e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004906:	f7fc fcff 	bl	8001308 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	429a      	cmp	r2, r3
 8004914:	d302      	bcc.n	800491c <UART_WaitOnFlagUntilTimeout+0x30>
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e04e      	b.n	80049be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0304 	and.w	r3, r3, #4
 800492a:	2b00      	cmp	r3, #0
 800492c:	d037      	beq.n	800499e <UART_WaitOnFlagUntilTimeout+0xb2>
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b80      	cmp	r3, #128	@ 0x80
 8004932:	d034      	beq.n	800499e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	2b40      	cmp	r3, #64	@ 0x40
 8004938:	d031      	beq.n	800499e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	f003 0308 	and.w	r3, r3, #8
 8004944:	2b08      	cmp	r3, #8
 8004946:	d110      	bne.n	800496a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2208      	movs	r2, #8
 800494e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 f838 	bl	80049c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2208      	movs	r2, #8
 800495a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e029      	b.n	80049be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	69db      	ldr	r3, [r3, #28]
 8004970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004974:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004978:	d111      	bne.n	800499e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004982:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 f81e 	bl	80049c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2220      	movs	r2, #32
 800498e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e00f      	b.n	80049be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	69da      	ldr	r2, [r3, #28]
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4013      	ands	r3, r2
 80049a8:	68ba      	ldr	r2, [r7, #8]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	bf0c      	ite	eq
 80049ae:	2301      	moveq	r3, #1
 80049b0:	2300      	movne	r3, #0
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	461a      	mov	r2, r3
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d0a0      	beq.n	80048fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b095      	sub	sp, #84	@ 0x54
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049d6:	e853 3f00 	ldrex	r3, [r3]
 80049da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80049ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049f4:	e841 2300 	strex	r3, r2, [r1]
 80049f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1e6      	bne.n	80049ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3308      	adds	r3, #8
 8004a06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a08:	6a3b      	ldr	r3, [r7, #32]
 8004a0a:	e853 3f00 	ldrex	r3, [r3]
 8004a0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	f023 0301 	bic.w	r3, r3, #1
 8004a16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	3308      	adds	r3, #8
 8004a1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a28:	e841 2300 	strex	r3, r2, [r1]
 8004a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d1e5      	bne.n	8004a00 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d118      	bne.n	8004a6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	e853 3f00 	ldrex	r3, [r3]
 8004a48:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f023 0310 	bic.w	r3, r3, #16
 8004a50:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	461a      	mov	r2, r3
 8004a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a5a:	61bb      	str	r3, [r7, #24]
 8004a5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5e:	6979      	ldr	r1, [r7, #20]
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	e841 2300 	strex	r3, r2, [r1]
 8004a66:	613b      	str	r3, [r7, #16]
   return(result);
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1e6      	bne.n	8004a3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2220      	movs	r2, #32
 8004a72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a82:	bf00      	nop
 8004a84:	3754      	adds	r7, #84	@ 0x54
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
	...

08004a90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a90:	b084      	sub	sp, #16
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
 8004a9a:	f107 001c 	add.w	r0, r7, #28
 8004a9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004aa2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d121      	bne.n	8004aee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	4b21      	ldr	r3, [pc, #132]	@ (8004b40 <USB_CoreInit+0xb0>)
 8004abc:	4013      	ands	r3, r2
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004ace:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d105      	bne.n	8004ae2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 fa92 	bl	800500c <USB_CoreReset>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	73fb      	strb	r3, [r7, #15]
 8004aec:	e010      	b.n	8004b10 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 fa86 	bl	800500c <USB_CoreReset>
 8004b00:	4603      	mov	r3, r0
 8004b02:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004b10:	7fbb      	ldrb	r3, [r7, #30]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d10b      	bne.n	8004b2e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f043 0206 	orr.w	r2, r3, #6
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f043 0220 	orr.w	r2, r3, #32
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b3a:	b004      	add	sp, #16
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	ffbdffbf 	.word	0xffbdffbf

08004b44 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f023 0201 	bic.w	r2, r3, #1
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b084      	sub	sp, #16
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004b82:	78fb      	ldrb	r3, [r7, #3]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d115      	bne.n	8004bb4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004b94:	200a      	movs	r0, #10
 8004b96:	f7fc fbc3 	bl	8001320 <HAL_Delay>
      ms += 10U;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	330a      	adds	r3, #10
 8004b9e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 fa25 	bl	8004ff0 <USB_GetMode>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d01e      	beq.n	8004bea <USB_SetCurrentMode+0x84>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2bc7      	cmp	r3, #199	@ 0xc7
 8004bb0:	d9f0      	bls.n	8004b94 <USB_SetCurrentMode+0x2e>
 8004bb2:	e01a      	b.n	8004bea <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d115      	bne.n	8004be6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004bc6:	200a      	movs	r0, #10
 8004bc8:	f7fc fbaa 	bl	8001320 <HAL_Delay>
      ms += 10U;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	330a      	adds	r3, #10
 8004bd0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fa0c 	bl	8004ff0 <USB_GetMode>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d005      	beq.n	8004bea <USB_SetCurrentMode+0x84>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2bc7      	cmp	r3, #199	@ 0xc7
 8004be2:	d9f0      	bls.n	8004bc6 <USB_SetCurrentMode+0x60>
 8004be4:	e001      	b.n	8004bea <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e005      	b.n	8004bf6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2bc8      	cmp	r3, #200	@ 0xc8
 8004bee:	d101      	bne.n	8004bf4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e000      	b.n	8004bf6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c00:	b084      	sub	sp, #16
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b086      	sub	sp, #24
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
 8004c0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004c0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004c12:	2300      	movs	r3, #0
 8004c14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	e009      	b.n	8004c34 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	3340      	adds	r3, #64	@ 0x40
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4413      	add	r3, r2
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	3301      	adds	r3, #1
 8004c32:	613b      	str	r3, [r7, #16]
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b0e      	cmp	r3, #14
 8004c38:	d9f2      	bls.n	8004c20 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004c3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d11c      	bne.n	8004c7c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c50:	f043 0302 	orr.w	r3, r3, #2
 8004c54:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	e005      	b.n	8004c88 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c80:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004c8e:	461a      	mov	r2, r3
 8004c90:	2300      	movs	r3, #0
 8004c92:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c94:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d10d      	bne.n	8004cb8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d104      	bne.n	8004cae <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f968 	bl	8004f7c <USB_SetDevSpeed>
 8004cac:	e008      	b.n	8004cc0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004cae:	2101      	movs	r1, #1
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f963 	bl	8004f7c <USB_SetDevSpeed>
 8004cb6:	e003      	b.n	8004cc0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004cb8:	2103      	movs	r1, #3
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 f95e 	bl	8004f7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004cc0:	2110      	movs	r1, #16
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f8fa 	bl	8004ebc <USB_FlushTxFifo>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f924 	bl	8004f20 <USB_FlushRxFifo>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ce8:	461a      	mov	r2, r3
 8004cea:	2300      	movs	r3, #0
 8004cec:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d00:	461a      	mov	r2, r3
 8004d02:	2300      	movs	r3, #0
 8004d04:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d06:	2300      	movs	r3, #0
 8004d08:	613b      	str	r3, [r7, #16]
 8004d0a:	e043      	b.n	8004d94 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d22:	d118      	bne.n	8004d56 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10a      	bne.n	8004d40 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d36:	461a      	mov	r2, r3
 8004d38:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004d3c:	6013      	str	r3, [r2, #0]
 8004d3e:	e013      	b.n	8004d68 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	015a      	lsls	r2, r3, #5
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	4413      	add	r3, r2
 8004d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004d52:	6013      	str	r3, [r2, #0]
 8004d54:	e008      	b.n	8004d68 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	015a      	lsls	r2, r3, #5
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d62:	461a      	mov	r2, r3
 8004d64:	2300      	movs	r3, #0
 8004d66:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d74:	461a      	mov	r2, r3
 8004d76:	2300      	movs	r3, #0
 8004d78:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	015a      	lsls	r2, r3, #5
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	4413      	add	r3, r2
 8004d82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d86:	461a      	mov	r2, r3
 8004d88:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	3301      	adds	r3, #1
 8004d92:	613b      	str	r3, [r7, #16]
 8004d94:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004d98:	461a      	mov	r2, r3
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d3b5      	bcc.n	8004d0c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004da0:	2300      	movs	r3, #0
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	e043      	b.n	8004e2e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	015a      	lsls	r2, r3, #5
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004db8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004dbc:	d118      	bne.n	8004df0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	e013      	b.n	8004e02 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de6:	461a      	mov	r2, r3
 8004de8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	e008      	b.n	8004e02 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	2300      	movs	r3, #0
 8004e00:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e0e:	461a      	mov	r2, r3
 8004e10:	2300      	movs	r3, #0
 8004e12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e20:	461a      	mov	r2, r3
 8004e22:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e26:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004e32:	461a      	mov	r2, r3
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d3b5      	bcc.n	8004da6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e4c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004e5a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004e5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d105      	bne.n	8004e70 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	f043 0210 	orr.w	r2, r3, #16
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699a      	ldr	r2, [r3, #24]
 8004e74:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb4 <USB_DevInit+0x2b4>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004e7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d005      	beq.n	8004e90 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	699b      	ldr	r3, [r3, #24]
 8004e88:	f043 0208 	orr.w	r2, r3, #8
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004e90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d105      	bne.n	8004ea4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	699a      	ldr	r2, [r3, #24]
 8004e9c:	4b06      	ldr	r3, [pc, #24]	@ (8004eb8 <USB_DevInit+0x2b8>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004eb0:	b004      	add	sp, #16
 8004eb2:	4770      	bx	lr
 8004eb4:	803c3800 	.word	0x803c3800
 8004eb8:	40000004 	.word	0x40000004

08004ebc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ed6:	d901      	bls.n	8004edc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e01b      	b.n	8004f14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	daf2      	bge.n	8004eca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	019b      	lsls	r3, r3, #6
 8004eec:	f043 0220 	orr.w	r2, r3, #32
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f00:	d901      	bls.n	8004f06 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e006      	b.n	8004f14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b20      	cmp	r3, #32
 8004f10:	d0f0      	beq.n	8004ef4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3714      	adds	r7, #20
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f38:	d901      	bls.n	8004f3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e018      	b.n	8004f70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	daf2      	bge.n	8004f2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004f46:	2300      	movs	r3, #0
 8004f48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2210      	movs	r2, #16
 8004f4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	3301      	adds	r3, #1
 8004f54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f5c:	d901      	bls.n	8004f62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e006      	b.n	8004f70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	f003 0310 	and.w	r3, r3, #16
 8004f6a:	2b10      	cmp	r3, #16
 8004f6c:	d0f0      	beq.n	8004f50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	68f9      	ldr	r1, [r7, #12]
 8004f98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3714      	adds	r7, #20
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr

08004fae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	b085      	sub	sp, #20
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004fc8:	f023 0303 	bic.w	r3, r3, #3
 8004fcc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fdc:	f043 0302 	orr.w	r3, r3, #2
 8004fe0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	f003 0301 	and.w	r3, r3, #1
}
 8005000:	4618      	mov	r0, r3
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	3301      	adds	r3, #1
 800501c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005024:	d901      	bls.n	800502a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e022      	b.n	8005070 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	daf2      	bge.n	8005018 <USB_CoreReset+0xc>

  count = 10U;
 8005032:	230a      	movs	r3, #10
 8005034:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005036:	e002      	b.n	800503e <USB_CoreReset+0x32>
  {
    count--;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	3b01      	subs	r3, #1
 800503c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1f9      	bne.n	8005038 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	f043 0201 	orr.w	r2, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	3301      	adds	r3, #1
 8005054:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800505c:	d901      	bls.n	8005062 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e006      	b.n	8005070 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b01      	cmp	r3, #1
 800506c:	d0f0      	beq.n	8005050 <USB_CoreReset+0x44>

  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3714      	adds	r7, #20
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800507c:	b480      	push	{r7}
 800507e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8005080:	bf00      	nop
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
	...

0800508c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005092:	f3ef 8305 	mrs	r3, IPSR
 8005096:	60bb      	str	r3, [r7, #8]
  return(result);
 8005098:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10f      	bne.n	80050be <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800509e:	f3ef 8310 	mrs	r3, PRIMASK
 80050a2:	607b      	str	r3, [r7, #4]
  return(result);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d105      	bne.n	80050b6 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80050aa:	f3ef 8311 	mrs	r3, BASEPRI
 80050ae:	603b      	str	r3, [r7, #0]
  return(result);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d007      	beq.n	80050c6 <osKernelInitialize+0x3a>
 80050b6:	4b0e      	ldr	r3, [pc, #56]	@ (80050f0 <osKernelInitialize+0x64>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d103      	bne.n	80050c6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80050be:	f06f 0305 	mvn.w	r3, #5
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	e00c      	b.n	80050e0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80050c6:	4b0a      	ldr	r3, [pc, #40]	@ (80050f0 <osKernelInitialize+0x64>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d105      	bne.n	80050da <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80050ce:	4b08      	ldr	r3, [pc, #32]	@ (80050f0 <osKernelInitialize+0x64>)
 80050d0:	2201      	movs	r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	e002      	b.n	80050e0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80050da:	f04f 33ff 	mov.w	r3, #4294967295
 80050de:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80050e0:	68fb      	ldr	r3, [r7, #12]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3714      	adds	r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	20000948 	.word	0x20000948

080050f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050fa:	f3ef 8305 	mrs	r3, IPSR
 80050fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8005100:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005102:	2b00      	cmp	r3, #0
 8005104:	d10f      	bne.n	8005126 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005106:	f3ef 8310 	mrs	r3, PRIMASK
 800510a:	607b      	str	r3, [r7, #4]
  return(result);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d105      	bne.n	800511e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005112:	f3ef 8311 	mrs	r3, BASEPRI
 8005116:	603b      	str	r3, [r7, #0]
  return(result);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d007      	beq.n	800512e <osKernelStart+0x3a>
 800511e:	4b0f      	ldr	r3, [pc, #60]	@ (800515c <osKernelStart+0x68>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2b02      	cmp	r3, #2
 8005124:	d103      	bne.n	800512e <osKernelStart+0x3a>
    stat = osErrorISR;
 8005126:	f06f 0305 	mvn.w	r3, #5
 800512a:	60fb      	str	r3, [r7, #12]
 800512c:	e010      	b.n	8005150 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800512e:	4b0b      	ldr	r3, [pc, #44]	@ (800515c <osKernelStart+0x68>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2b01      	cmp	r3, #1
 8005134:	d109      	bne.n	800514a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005136:	f7ff ffa1 	bl	800507c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800513a:	4b08      	ldr	r3, [pc, #32]	@ (800515c <osKernelStart+0x68>)
 800513c:	2202      	movs	r2, #2
 800513e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005140:	f001 fe9c 	bl	8006e7c <vTaskStartScheduler>
      stat = osOK;
 8005144:	2300      	movs	r3, #0
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	e002      	b.n	8005150 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800514a:	f04f 33ff 	mov.w	r3, #4294967295
 800514e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005150:	68fb      	ldr	r3, [r7, #12]
}
 8005152:	4618      	mov	r0, r3
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000948 	.word	0x20000948

08005160 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005160:	b580      	push	{r7, lr}
 8005162:	b090      	sub	sp, #64	@ 0x40
 8005164:	af04      	add	r7, sp, #16
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800516c:	2300      	movs	r3, #0
 800516e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005170:	f3ef 8305 	mrs	r3, IPSR
 8005174:	61fb      	str	r3, [r7, #28]
  return(result);
 8005176:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005178:	2b00      	cmp	r3, #0
 800517a:	f040 808f 	bne.w	800529c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800517e:	f3ef 8310 	mrs	r3, PRIMASK
 8005182:	61bb      	str	r3, [r7, #24]
  return(result);
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d105      	bne.n	8005196 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800518a:	f3ef 8311 	mrs	r3, BASEPRI
 800518e:	617b      	str	r3, [r7, #20]
  return(result);
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d003      	beq.n	800519e <osThreadNew+0x3e>
 8005196:	4b44      	ldr	r3, [pc, #272]	@ (80052a8 <osThreadNew+0x148>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b02      	cmp	r3, #2
 800519c:	d07e      	beq.n	800529c <osThreadNew+0x13c>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d07b      	beq.n	800529c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80051a4:	2380      	movs	r3, #128	@ 0x80
 80051a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80051a8:	2318      	movs	r3, #24
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 80051ac:	2300      	movs	r3, #0
 80051ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 80051b0:	f04f 33ff 	mov.w	r3, #4294967295
 80051b4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d045      	beq.n	8005248 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d002      	beq.n	80051ca <osThreadNew+0x6a>
        name = attr->name;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d002      	beq.n	80051d8 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80051d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d008      	beq.n	80051f0 <osThreadNew+0x90>
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	2b38      	cmp	r3, #56	@ 0x38
 80051e2:	d805      	bhi.n	80051f0 <osThreadNew+0x90>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d001      	beq.n	80051f4 <osThreadNew+0x94>
        return (NULL);
 80051f0:	2300      	movs	r3, #0
 80051f2:	e054      	b.n	800529e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	089b      	lsrs	r3, r3, #2
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00e      	beq.n	800522a <osThreadNew+0xca>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	2ba7      	cmp	r3, #167	@ 0xa7
 8005212:	d90a      	bls.n	800522a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005218:	2b00      	cmp	r3, #0
 800521a:	d006      	beq.n	800522a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <osThreadNew+0xca>
        mem = 1;
 8005224:	2301      	movs	r3, #1
 8005226:	623b      	str	r3, [r7, #32]
 8005228:	e010      	b.n	800524c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10c      	bne.n	800524c <osThreadNew+0xec>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d108      	bne.n	800524c <osThreadNew+0xec>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d104      	bne.n	800524c <osThreadNew+0xec>
          mem = 0;
 8005242:	2300      	movs	r3, #0
 8005244:	623b      	str	r3, [r7, #32]
 8005246:	e001      	b.n	800524c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8005248:	2300      	movs	r3, #0
 800524a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d110      	bne.n	8005274 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800525a:	9202      	str	r2, [sp, #8]
 800525c:	9301      	str	r3, [sp, #4]
 800525e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f001 fc41 	bl	8006af0 <xTaskCreateStatic>
 800526e:	4603      	mov	r3, r0
 8005270:	613b      	str	r3, [r7, #16]
 8005272:	e013      	b.n	800529c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d110      	bne.n	800529c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800527a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800527c:	b29a      	uxth	r2, r3
 800527e:	f107 0310 	add.w	r3, r7, #16
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f001 fc95 	bl	8006bbc <xTaskCreate>
 8005292:	4603      	mov	r3, r0
 8005294:	2b01      	cmp	r3, #1
 8005296:	d001      	beq.n	800529c <osThreadNew+0x13c>
          hTask = NULL;
 8005298:	2300      	movs	r3, #0
 800529a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800529c:	693b      	ldr	r3, [r7, #16]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3730      	adds	r7, #48	@ 0x30
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	20000948 	.word	0x20000948

080052ac <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08c      	sub	sp, #48	@ 0x30
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80052b8:	2300      	movs	r3, #0
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052bc:	f3ef 8305 	mrs	r3, IPSR
 80052c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80052c2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f040 8086 	bne.w	80053d6 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052ca:	f3ef 8310 	mrs	r3, PRIMASK
 80052ce:	617b      	str	r3, [r7, #20]
  return(result);
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d105      	bne.n	80052e2 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80052d6:	f3ef 8311 	mrs	r3, BASEPRI
 80052da:	613b      	str	r3, [r7, #16]
  return(result);
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <osSemaphoreNew+0x3e>
 80052e2:	4b3f      	ldr	r3, [pc, #252]	@ (80053e0 <osSemaphoreNew+0x134>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d075      	beq.n	80053d6 <osSemaphoreNew+0x12a>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d072      	beq.n	80053d6 <osSemaphoreNew+0x12a>
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d86e      	bhi.n	80053d6 <osSemaphoreNew+0x12a>
    mem = -1;
 80052f8:	f04f 33ff 	mov.w	r3, #4294967295
 80052fc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d015      	beq.n	8005330 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d006      	beq.n	800531a <osSemaphoreNew+0x6e>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	2b4f      	cmp	r3, #79	@ 0x4f
 8005312:	d902      	bls.n	800531a <osSemaphoreNew+0x6e>
        mem = 1;
 8005314:	2301      	movs	r3, #1
 8005316:	623b      	str	r3, [r7, #32]
 8005318:	e00c      	b.n	8005334 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d108      	bne.n	8005334 <osSemaphoreNew+0x88>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d104      	bne.n	8005334 <osSemaphoreNew+0x88>
          mem = 0;
 800532a:	2300      	movs	r3, #0
 800532c:	623b      	str	r3, [r7, #32]
 800532e:	e001      	b.n	8005334 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005330:	2300      	movs	r3, #0
 8005332:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800533a:	d04c      	beq.n	80053d6 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d128      	bne.n	8005394 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d10a      	bne.n	800535e <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2203      	movs	r2, #3
 800534e:	9200      	str	r2, [sp, #0]
 8005350:	2200      	movs	r2, #0
 8005352:	2100      	movs	r1, #0
 8005354:	2001      	movs	r0, #1
 8005356:	f000 fbc3 	bl	8005ae0 <xQueueGenericCreateStatic>
 800535a:	6278      	str	r0, [r7, #36]	@ 0x24
 800535c:	e005      	b.n	800536a <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800535e:	2203      	movs	r2, #3
 8005360:	2100      	movs	r1, #0
 8005362:	2001      	movs	r0, #1
 8005364:	f000 fc43 	bl	8005bee <xQueueGenericCreate>
 8005368:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800536a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536c:	2b00      	cmp	r3, #0
 800536e:	d022      	beq.n	80053b6 <osSemaphoreNew+0x10a>
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d01f      	beq.n	80053b6 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005376:	2300      	movs	r3, #0
 8005378:	2200      	movs	r2, #0
 800537a:	2100      	movs	r1, #0
 800537c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800537e:	f000 fd13 	bl	8005da8 <xQueueGenericSend>
 8005382:	4603      	mov	r3, r0
 8005384:	2b01      	cmp	r3, #1
 8005386:	d016      	beq.n	80053b6 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8005388:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800538a:	f001 f9db 	bl	8006744 <vQueueDelete>
            hSemaphore = NULL;
 800538e:	2300      	movs	r3, #0
 8005390:	627b      	str	r3, [r7, #36]	@ 0x24
 8005392:	e010      	b.n	80053b6 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d108      	bne.n	80053ac <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	461a      	mov	r2, r3
 80053a0:	68b9      	ldr	r1, [r7, #8]
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 fc89 	bl	8005cba <xQueueCreateCountingSemaphoreStatic>
 80053a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80053aa:	e004      	b.n	80053b6 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80053ac:	68b9      	ldr	r1, [r7, #8]
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f000 fcc0 	bl	8005d34 <xQueueCreateCountingSemaphore>
 80053b4:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00c      	beq.n	80053d6 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <osSemaphoreNew+0x11e>
          name = attr->name;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	e001      	b.n	80053ce <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 80053ca:	2300      	movs	r3, #0
 80053cc:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80053ce:	69f9      	ldr	r1, [r7, #28]
 80053d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053d2:	f001 fb05 	bl	80069e0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80053d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3728      	adds	r7, #40	@ 0x28
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	20000948 	.word	0x20000948

080053e4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b088      	sub	sp, #32
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80053f2:	2300      	movs	r3, #0
 80053f4:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d103      	bne.n	8005404 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80053fc:	f06f 0303 	mvn.w	r3, #3
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e04b      	b.n	800549c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005404:	f3ef 8305 	mrs	r3, IPSR
 8005408:	617b      	str	r3, [r7, #20]
  return(result);
 800540a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10f      	bne.n	8005430 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005410:	f3ef 8310 	mrs	r3, PRIMASK
 8005414:	613b      	str	r3, [r7, #16]
  return(result);
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d105      	bne.n	8005428 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800541c:	f3ef 8311 	mrs	r3, BASEPRI
 8005420:	60fb      	str	r3, [r7, #12]
  return(result);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d026      	beq.n	8005476 <osSemaphoreAcquire+0x92>
 8005428:	4b1f      	ldr	r3, [pc, #124]	@ (80054a8 <osSemaphoreAcquire+0xc4>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b02      	cmp	r3, #2
 800542e:	d122      	bne.n	8005476 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d003      	beq.n	800543e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8005436:	f06f 0303 	mvn.w	r3, #3
 800543a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800543c:	e02d      	b.n	800549a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800543e:	2300      	movs	r3, #0
 8005440:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005442:	f107 0308 	add.w	r3, r7, #8
 8005446:	461a      	mov	r2, r3
 8005448:	2100      	movs	r1, #0
 800544a:	69b8      	ldr	r0, [r7, #24]
 800544c:	f001 f8f2 	bl	8006634 <xQueueReceiveFromISR>
 8005450:	4603      	mov	r3, r0
 8005452:	2b01      	cmp	r3, #1
 8005454:	d003      	beq.n	800545e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8005456:	f06f 0302 	mvn.w	r3, #2
 800545a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800545c:	e01d      	b.n	800549a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d01a      	beq.n	800549a <osSemaphoreAcquire+0xb6>
 8005464:	4b11      	ldr	r3, [pc, #68]	@ (80054ac <osSemaphoreAcquire+0xc8>)
 8005466:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8005474:	e011      	b.n	800549a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005476:	6839      	ldr	r1, [r7, #0]
 8005478:	69b8      	ldr	r0, [r7, #24]
 800547a:	f000 ffc3 	bl	8006404 <xQueueSemaphoreTake>
 800547e:	4603      	mov	r3, r0
 8005480:	2b01      	cmp	r3, #1
 8005482:	d00b      	beq.n	800549c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800548a:	f06f 0301 	mvn.w	r3, #1
 800548e:	61fb      	str	r3, [r7, #28]
 8005490:	e004      	b.n	800549c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8005492:	f06f 0302 	mvn.w	r3, #2
 8005496:	61fb      	str	r3, [r7, #28]
 8005498:	e000      	b.n	800549c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800549a:	bf00      	nop
      }
    }
  }

  return (stat);
 800549c:	69fb      	ldr	r3, [r7, #28]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3720      	adds	r7, #32
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20000948 	.word	0x20000948
 80054ac:	e000ed04 	.word	0xe000ed04

080054b0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80054bc:	2300      	movs	r3, #0
 80054be:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d103      	bne.n	80054ce <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80054c6:	f06f 0303 	mvn.w	r3, #3
 80054ca:	61fb      	str	r3, [r7, #28]
 80054cc:	e03e      	b.n	800554c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054ce:	f3ef 8305 	mrs	r3, IPSR
 80054d2:	617b      	str	r3, [r7, #20]
  return(result);
 80054d4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10f      	bne.n	80054fa <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054da:	f3ef 8310 	mrs	r3, PRIMASK
 80054de:	613b      	str	r3, [r7, #16]
  return(result);
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d105      	bne.n	80054f2 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80054e6:	f3ef 8311 	mrs	r3, BASEPRI
 80054ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d01e      	beq.n	8005530 <osSemaphoreRelease+0x80>
 80054f2:	4b19      	ldr	r3, [pc, #100]	@ (8005558 <osSemaphoreRelease+0xa8>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d11a      	bne.n	8005530 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80054fe:	f107 0308 	add.w	r3, r7, #8
 8005502:	4619      	mov	r1, r3
 8005504:	69b8      	ldr	r0, [r7, #24]
 8005506:	f000 fdfc 	bl	8006102 <xQueueGiveFromISR>
 800550a:	4603      	mov	r3, r0
 800550c:	2b01      	cmp	r3, #1
 800550e:	d003      	beq.n	8005518 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005510:	f06f 0302 	mvn.w	r3, #2
 8005514:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005516:	e018      	b.n	800554a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d015      	beq.n	800554a <osSemaphoreRelease+0x9a>
 800551e:	4b0f      	ldr	r3, [pc, #60]	@ (800555c <osSemaphoreRelease+0xac>)
 8005520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800552e:	e00c      	b.n	800554a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005530:	2300      	movs	r3, #0
 8005532:	2200      	movs	r2, #0
 8005534:	2100      	movs	r1, #0
 8005536:	69b8      	ldr	r0, [r7, #24]
 8005538:	f000 fc36 	bl	8005da8 <xQueueGenericSend>
 800553c:	4603      	mov	r3, r0
 800553e:	2b01      	cmp	r3, #1
 8005540:	d004      	beq.n	800554c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8005542:	f06f 0302 	mvn.w	r3, #2
 8005546:	61fb      	str	r3, [r7, #28]
 8005548:	e000      	b.n	800554c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800554a:	bf00      	nop
    }
  }

  return (stat);
 800554c:	69fb      	ldr	r3, [r7, #28]
}
 800554e:	4618      	mov	r0, r3
 8005550:	3720      	adds	r7, #32
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	20000948 	.word	0x20000948
 800555c:	e000ed04 	.word	0xe000ed04

08005560 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005560:	b580      	push	{r7, lr}
 8005562:	b08c      	sub	sp, #48	@ 0x30
 8005564:	af02      	add	r7, sp, #8
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800556c:	2300      	movs	r3, #0
 800556e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005570:	f3ef 8305 	mrs	r3, IPSR
 8005574:	61bb      	str	r3, [r7, #24]
  return(result);
 8005576:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005578:	2b00      	cmp	r3, #0
 800557a:	d16f      	bne.n	800565c <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800557c:	f3ef 8310 	mrs	r3, PRIMASK
 8005580:	617b      	str	r3, [r7, #20]
  return(result);
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d105      	bne.n	8005594 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005588:	f3ef 8311 	mrs	r3, BASEPRI
 800558c:	613b      	str	r3, [r7, #16]
  return(result);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d003      	beq.n	800559c <osMessageQueueNew+0x3c>
 8005594:	4b34      	ldr	r3, [pc, #208]	@ (8005668 <osMessageQueueNew+0x108>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2b02      	cmp	r3, #2
 800559a:	d05f      	beq.n	800565c <osMessageQueueNew+0xfc>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d05c      	beq.n	800565c <osMessageQueueNew+0xfc>
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d059      	beq.n	800565c <osMessageQueueNew+0xfc>
    mem = -1;
 80055a8:	f04f 33ff 	mov.w	r3, #4294967295
 80055ac:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d029      	beq.n	8005608 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d012      	beq.n	80055e2 <osMessageQueueNew+0x82>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	2b4f      	cmp	r3, #79	@ 0x4f
 80055c2:	d90e      	bls.n	80055e2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	695a      	ldr	r2, [r3, #20]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	68b9      	ldr	r1, [r7, #8]
 80055d4:	fb01 f303 	mul.w	r3, r1, r3
 80055d8:	429a      	cmp	r2, r3
 80055da:	d302      	bcc.n	80055e2 <osMessageQueueNew+0x82>
        mem = 1;
 80055dc:	2301      	movs	r3, #1
 80055de:	623b      	str	r3, [r7, #32]
 80055e0:	e014      	b.n	800560c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d110      	bne.n	800560c <osMessageQueueNew+0xac>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10c      	bne.n	800560c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d108      	bne.n	800560c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d104      	bne.n	800560c <osMessageQueueNew+0xac>
          mem = 0;
 8005602:	2300      	movs	r3, #0
 8005604:	623b      	str	r3, [r7, #32]
 8005606:	e001      	b.n	800560c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800560c:	6a3b      	ldr	r3, [r7, #32]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d10b      	bne.n	800562a <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691a      	ldr	r2, [r3, #16]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	2100      	movs	r1, #0
 800561c:	9100      	str	r1, [sp, #0]
 800561e:	68b9      	ldr	r1, [r7, #8]
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 fa5d 	bl	8005ae0 <xQueueGenericCreateStatic>
 8005626:	6278      	str	r0, [r7, #36]	@ 0x24
 8005628:	e008      	b.n	800563c <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d105      	bne.n	800563c <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8005630:	2200      	movs	r2, #0
 8005632:	68b9      	ldr	r1, [r7, #8]
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 fada 	bl	8005bee <xQueueGenericCreate>
 800563a:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800563c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00c      	beq.n	800565c <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <osMessageQueueNew+0xf0>
        name = attr->name;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	61fb      	str	r3, [r7, #28]
 800564e:	e001      	b.n	8005654 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8005650:	2300      	movs	r3, #0
 8005652:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8005654:	69f9      	ldr	r1, [r7, #28]
 8005656:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005658:	f001 f9c2 	bl	80069e0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800565c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800565e:	4618      	mov	r0, r3
 8005660:	3728      	adds	r7, #40	@ 0x28
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	20000948 	.word	0x20000948

0800566c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800566c:	b580      	push	{r7, lr}
 800566e:	b08a      	sub	sp, #40	@ 0x28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	603b      	str	r3, [r7, #0]
 8005678:	4613      	mov	r3, r2
 800567a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005680:	2300      	movs	r3, #0
 8005682:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005684:	f3ef 8305 	mrs	r3, IPSR
 8005688:	61fb      	str	r3, [r7, #28]
  return(result);
 800568a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800568c:	2b00      	cmp	r3, #0
 800568e:	d10f      	bne.n	80056b0 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005690:	f3ef 8310 	mrs	r3, PRIMASK
 8005694:	61bb      	str	r3, [r7, #24]
  return(result);
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d105      	bne.n	80056a8 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800569c:	f3ef 8311 	mrs	r3, BASEPRI
 80056a0:	617b      	str	r3, [r7, #20]
  return(result);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d02c      	beq.n	8005702 <osMessageQueuePut+0x96>
 80056a8:	4b28      	ldr	r3, [pc, #160]	@ (800574c <osMessageQueuePut+0xe0>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d128      	bne.n	8005702 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80056b0:	6a3b      	ldr	r3, [r7, #32]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d005      	beq.n	80056c2 <osMessageQueuePut+0x56>
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d002      	beq.n	80056c2 <osMessageQueuePut+0x56>
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80056c2:	f06f 0303 	mvn.w	r3, #3
 80056c6:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80056c8:	e039      	b.n	800573e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80056ca:	2300      	movs	r3, #0
 80056cc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80056ce:	f107 0210 	add.w	r2, r7, #16
 80056d2:	2300      	movs	r3, #0
 80056d4:	68b9      	ldr	r1, [r7, #8]
 80056d6:	6a38      	ldr	r0, [r7, #32]
 80056d8:	f000 fc70 	bl	8005fbc <xQueueGenericSendFromISR>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d003      	beq.n	80056ea <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80056e2:	f06f 0302 	mvn.w	r3, #2
 80056e6:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80056e8:	e029      	b.n	800573e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d026      	beq.n	800573e <osMessageQueuePut+0xd2>
 80056f0:	4b17      	ldr	r3, [pc, #92]	@ (8005750 <osMessageQueuePut+0xe4>)
 80056f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005700:	e01d      	b.n	800573e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <osMessageQueuePut+0xa2>
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d103      	bne.n	8005716 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800570e:	f06f 0303 	mvn.w	r3, #3
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24
 8005714:	e014      	b.n	8005740 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005716:	2300      	movs	r3, #0
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	68b9      	ldr	r1, [r7, #8]
 800571c:	6a38      	ldr	r0, [r7, #32]
 800571e:	f000 fb43 	bl	8005da8 <xQueueGenericSend>
 8005722:	4603      	mov	r3, r0
 8005724:	2b01      	cmp	r3, #1
 8005726:	d00b      	beq.n	8005740 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d003      	beq.n	8005736 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800572e:	f06f 0301 	mvn.w	r3, #1
 8005732:	627b      	str	r3, [r7, #36]	@ 0x24
 8005734:	e004      	b.n	8005740 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8005736:	f06f 0302 	mvn.w	r3, #2
 800573a:	627b      	str	r3, [r7, #36]	@ 0x24
 800573c:	e000      	b.n	8005740 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800573e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005742:	4618      	mov	r0, r3
 8005744:	3728      	adds	r7, #40	@ 0x28
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	20000948 	.word	0x20000948
 8005750:	e000ed04 	.word	0xe000ed04

08005754 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	@ 0x28
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
 8005760:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005766:	2300      	movs	r3, #0
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800576a:	f3ef 8305 	mrs	r3, IPSR
 800576e:	61fb      	str	r3, [r7, #28]
  return(result);
 8005770:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10f      	bne.n	8005796 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005776:	f3ef 8310 	mrs	r3, PRIMASK
 800577a:	61bb      	str	r3, [r7, #24]
  return(result);
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d105      	bne.n	800578e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005782:	f3ef 8311 	mrs	r3, BASEPRI
 8005786:	617b      	str	r3, [r7, #20]
  return(result);
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d02c      	beq.n	80057e8 <osMessageQueueGet+0x94>
 800578e:	4b28      	ldr	r3, [pc, #160]	@ (8005830 <osMessageQueueGet+0xdc>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b02      	cmp	r3, #2
 8005794:	d128      	bne.n	80057e8 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d005      	beq.n	80057a8 <osMessageQueueGet+0x54>
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <osMessageQueueGet+0x54>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80057a8:	f06f 0303 	mvn.w	r3, #3
 80057ac:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80057ae:	e038      	b.n	8005822 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80057b0:	2300      	movs	r3, #0
 80057b2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80057b4:	f107 0310 	add.w	r3, r7, #16
 80057b8:	461a      	mov	r2, r3
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	6a38      	ldr	r0, [r7, #32]
 80057be:	f000 ff39 	bl	8006634 <xQueueReceiveFromISR>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d003      	beq.n	80057d0 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80057c8:	f06f 0302 	mvn.w	r3, #2
 80057cc:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80057ce:	e028      	b.n	8005822 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d025      	beq.n	8005822 <osMessageQueueGet+0xce>
 80057d6:	4b17      	ldr	r3, [pc, #92]	@ (8005834 <osMessageQueueGet+0xe0>)
 80057d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	f3bf 8f4f 	dsb	sy
 80057e2:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80057e6:	e01c      	b.n	8005822 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80057e8:	6a3b      	ldr	r3, [r7, #32]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d002      	beq.n	80057f4 <osMessageQueueGet+0xa0>
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d103      	bne.n	80057fc <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80057f4:	f06f 0303 	mvn.w	r3, #3
 80057f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057fa:	e013      	b.n	8005824 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	68b9      	ldr	r1, [r7, #8]
 8005800:	6a38      	ldr	r0, [r7, #32]
 8005802:	f000 fd17 	bl	8006234 <xQueueReceive>
 8005806:	4603      	mov	r3, r0
 8005808:	2b01      	cmp	r3, #1
 800580a:	d00b      	beq.n	8005824 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8005812:	f06f 0301 	mvn.w	r3, #1
 8005816:	627b      	str	r3, [r7, #36]	@ 0x24
 8005818:	e004      	b.n	8005824 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800581a:	f06f 0302 	mvn.w	r3, #2
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005820:	e000      	b.n	8005824 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005822:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005826:	4618      	mov	r0, r3
 8005828:	3728      	adds	r7, #40	@ 0x28
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	20000948 	.word	0x20000948
 8005834:	e000ed04 	.word	0xe000ed04

08005838 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	4a07      	ldr	r2, [pc, #28]	@ (8005864 <vApplicationGetIdleTaskMemory+0x2c>)
 8005848:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	4a06      	ldr	r2, [pc, #24]	@ (8005868 <vApplicationGetIdleTaskMemory+0x30>)
 800584e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2280      	movs	r2, #128	@ 0x80
 8005854:	601a      	str	r2, [r3, #0]
}
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	2000094c 	.word	0x2000094c
 8005868:	200009f4 	.word	0x200009f4

0800586c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4a07      	ldr	r2, [pc, #28]	@ (8005898 <vApplicationGetTimerTaskMemory+0x2c>)
 800587c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4a06      	ldr	r2, [pc, #24]	@ (800589c <vApplicationGetTimerTaskMemory+0x30>)
 8005882:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800588a:	601a      	str	r2, [r3, #0]
}
 800588c:	bf00      	nop
 800588e:	3714      	adds	r7, #20
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr
 8005898:	20000bf4 	.word	0x20000bf4
 800589c:	20000c9c 	.word	0x20000c9c

080058a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f103 0208 	add.w	r2, r3, #8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f04f 32ff 	mov.w	r2, #4294967295
 80058b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f103 0208 	add.w	r2, r3, #8
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f103 0208 	add.w	r2, r3, #8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80058ee:	bf00      	nop
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80058fa:	b480      	push	{r7}
 80058fc:	b085      	sub	sp, #20
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	689a      	ldr	r2, [r3, #8]
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	683a      	ldr	r2, [r7, #0]
 8005924:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	1c5a      	adds	r2, r3, #1
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	601a      	str	r2, [r3, #0]
}
 8005936:	bf00      	nop
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005942:	b480      	push	{r7}
 8005944:	b085      	sub	sp, #20
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
 800594a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005958:	d103      	bne.n	8005962 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	e00c      	b.n	800597c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	3308      	adds	r3, #8
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	e002      	b.n	8005970 <vListInsert+0x2e>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	60fb      	str	r3, [r7, #12]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	429a      	cmp	r2, r3
 800597a:	d2f6      	bcs.n	800596a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	683a      	ldr	r2, [r7, #0]
 8005996:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	1c5a      	adds	r2, r3, #1
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	601a      	str	r2, [r3, #0]
}
 80059a8:	bf00      	nop
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	6892      	ldr	r2, [r2, #8]
 80059ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	6852      	ldr	r2, [r2, #4]
 80059d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d103      	bne.n	80059e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689a      	ldr	r2, [r3, #8]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	1e5a      	subs	r2, r3, #1
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10d      	bne.n	8005a38 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a20:	b672      	cpsid	i
 8005a22:	f383 8811 	msr	BASEPRI, r3
 8005a26:	f3bf 8f6f 	isb	sy
 8005a2a:	f3bf 8f4f 	dsb	sy
 8005a2e:	b662      	cpsie	i
 8005a30:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005a32:	bf00      	nop
 8005a34:	bf00      	nop
 8005a36:	e7fd      	b.n	8005a34 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8005a38:	f002 fcf8 	bl	800842c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a44:	68f9      	ldr	r1, [r7, #12]
 8005a46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005a48:	fb01 f303 	mul.w	r3, r1, r3
 8005a4c:	441a      	add	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	68f9      	ldr	r1, [r7, #12]
 8005a6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005a6e:	fb01 f303 	mul.w	r3, r1, r3
 8005a72:	441a      	add	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	22ff      	movs	r2, #255	@ 0xff
 8005a7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	22ff      	movs	r2, #255	@ 0xff
 8005a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d114      	bne.n	8005ab8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d01a      	beq.n	8005acc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	3310      	adds	r3, #16
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f001 fc9a 	bl	80073d4 <xTaskRemoveFromEventList>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d012      	beq.n	8005acc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8005adc <xQueueGenericReset+0xd4>)
 8005aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aac:	601a      	str	r2, [r3, #0]
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	e009      	b.n	8005acc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	3310      	adds	r3, #16
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff feef 	bl	80058a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	3324      	adds	r3, #36	@ 0x24
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7ff feea 	bl	80058a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005acc:	f002 fce4 	bl	8008498 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ad0:	2301      	movs	r3, #1
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	e000ed04 	.word	0xe000ed04

08005ae0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b08e      	sub	sp, #56	@ 0x38
 8005ae4:	af02      	add	r7, sp, #8
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	607a      	str	r2, [r7, #4]
 8005aec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10d      	bne.n	8005b10 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8005af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af8:	b672      	cpsid	i
 8005afa:	f383 8811 	msr	BASEPRI, r3
 8005afe:	f3bf 8f6f 	isb	sy
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	b662      	cpsie	i
 8005b08:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b0a:	bf00      	nop
 8005b0c:	bf00      	nop
 8005b0e:	e7fd      	b.n	8005b0c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10d      	bne.n	8005b32 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8005b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1a:	b672      	cpsid	i
 8005b1c:	f383 8811 	msr	BASEPRI, r3
 8005b20:	f3bf 8f6f 	isb	sy
 8005b24:	f3bf 8f4f 	dsb	sy
 8005b28:	b662      	cpsie	i
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b2c:	bf00      	nop
 8005b2e:	bf00      	nop
 8005b30:	e7fd      	b.n	8005b2e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <xQueueGenericCreateStatic+0x5e>
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <xQueueGenericCreateStatic+0x62>
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e000      	b.n	8005b44 <xQueueGenericCreateStatic+0x64>
 8005b42:	2300      	movs	r3, #0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d10d      	bne.n	8005b64 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8005b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b4c:	b672      	cpsid	i
 8005b4e:	f383 8811 	msr	BASEPRI, r3
 8005b52:	f3bf 8f6f 	isb	sy
 8005b56:	f3bf 8f4f 	dsb	sy
 8005b5a:	b662      	cpsie	i
 8005b5c:	623b      	str	r3, [r7, #32]
}
 8005b5e:	bf00      	nop
 8005b60:	bf00      	nop
 8005b62:	e7fd      	b.n	8005b60 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d102      	bne.n	8005b70 <xQueueGenericCreateStatic+0x90>
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <xQueueGenericCreateStatic+0x94>
 8005b70:	2301      	movs	r3, #1
 8005b72:	e000      	b.n	8005b76 <xQueueGenericCreateStatic+0x96>
 8005b74:	2300      	movs	r3, #0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10d      	bne.n	8005b96 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8005b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7e:	b672      	cpsid	i
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	b662      	cpsie	i
 8005b8e:	61fb      	str	r3, [r7, #28]
}
 8005b90:	bf00      	nop
 8005b92:	bf00      	nop
 8005b94:	e7fd      	b.n	8005b92 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005b96:	2350      	movs	r3, #80	@ 0x50
 8005b98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2b50      	cmp	r3, #80	@ 0x50
 8005b9e:	d00d      	beq.n	8005bbc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8005ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba4:	b672      	cpsid	i
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	b662      	cpsie	i
 8005bb4:	61bb      	str	r3, [r7, #24]
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005bbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00d      	beq.n	8005be4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005bd0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 f848 	bl	8005c74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3730      	adds	r7, #48	@ 0x30
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b08a      	sub	sp, #40	@ 0x28
 8005bf2:	af02      	add	r7, sp, #8
 8005bf4:	60f8      	str	r0, [r7, #12]
 8005bf6:	60b9      	str	r1, [r7, #8]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d10d      	bne.n	8005c1e <xQueueGenericCreate+0x30>
	__asm volatile
 8005c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c06:	b672      	cpsid	i
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	b662      	cpsie	i
 8005c16:	613b      	str	r3, [r7, #16]
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d102      	bne.n	8005c2a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005c24:	2300      	movs	r3, #0
 8005c26:	61fb      	str	r3, [r7, #28]
 8005c28:	e004      	b.n	8005c34 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	3350      	adds	r3, #80	@ 0x50
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f002 fd25 	bl	8008688 <pvPortMalloc>
 8005c3e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d011      	beq.n	8005c6a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	3350      	adds	r3, #80	@ 0x50
 8005c4e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c58:	79fa      	ldrb	r2, [r7, #7]
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	68b9      	ldr	r1, [r7, #8]
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 f805 	bl	8005c74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c6a:	69bb      	ldr	r3, [r7, #24]
	}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3720      	adds	r7, #32
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
 8005c80:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d103      	bne.n	8005c90 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	69ba      	ldr	r2, [r7, #24]
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	e002      	b.n	8005c96 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ca2:	2101      	movs	r1, #1
 8005ca4:	69b8      	ldr	r0, [r7, #24]
 8005ca6:	f7ff feaf 	bl	8005a08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	78fa      	ldrb	r2, [r7, #3]
 8005cae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005cb2:	bf00      	nop
 8005cb4:	3710      	adds	r7, #16
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b08a      	sub	sp, #40	@ 0x28
 8005cbe:	af02      	add	r7, sp, #8
 8005cc0:	60f8      	str	r0, [r7, #12]
 8005cc2:	60b9      	str	r1, [r7, #8]
 8005cc4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10d      	bne.n	8005ce8 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8005ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd0:	b672      	cpsid	i
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	b662      	cpsie	i
 8005ce0:	61bb      	str	r3, [r7, #24]
}
 8005ce2:	bf00      	nop
 8005ce4:	bf00      	nop
 8005ce6:	e7fd      	b.n	8005ce4 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d90d      	bls.n	8005d0c <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8005cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf4:	b672      	cpsid	i
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	b662      	cpsie	i
 8005d04:	617b      	str	r3, [r7, #20]
}
 8005d06:	bf00      	nop
 8005d08:	bf00      	nop
 8005d0a:	e7fd      	b.n	8005d08 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	2100      	movs	r1, #0
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff fee2 	bl	8005ae0 <xQueueGenericCreateStatic>
 8005d1c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005d2a:	69fb      	ldr	r3, [r7, #28]
	}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3720      	adds	r7, #32
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10d      	bne.n	8005d60 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	b672      	cpsid	i
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	b662      	cpsie	i
 8005d58:	613b      	str	r3, [r7, #16]
}
 8005d5a:	bf00      	nop
 8005d5c:	bf00      	nop
 8005d5e:	e7fd      	b.n	8005d5c <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d90d      	bls.n	8005d84 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8005d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6c:	b672      	cpsid	i
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	b662      	cpsie	i
 8005d7c:	60fb      	str	r3, [r7, #12]
}
 8005d7e:	bf00      	nop
 8005d80:	bf00      	nop
 8005d82:	e7fd      	b.n	8005d80 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005d84:	2202      	movs	r2, #2
 8005d86:	2100      	movs	r1, #0
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f7ff ff30 	bl	8005bee <xQueueGenericCreate>
 8005d8e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	683a      	ldr	r2, [r7, #0]
 8005d9a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005d9c:	697b      	ldr	r3, [r7, #20]
	}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
	...

08005da8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08e      	sub	sp, #56	@ 0x38
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005db6:	2300      	movs	r3, #0
 8005db8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10d      	bne.n	8005de0 <xQueueGenericSend+0x38>
	__asm volatile
 8005dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc8:	b672      	cpsid	i
 8005dca:	f383 8811 	msr	BASEPRI, r3
 8005dce:	f3bf 8f6f 	isb	sy
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	b662      	cpsie	i
 8005dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005dda:	bf00      	nop
 8005ddc:	bf00      	nop
 8005dde:	e7fd      	b.n	8005ddc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d103      	bne.n	8005dee <xQueueGenericSend+0x46>
 8005de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <xQueueGenericSend+0x4a>
 8005dee:	2301      	movs	r3, #1
 8005df0:	e000      	b.n	8005df4 <xQueueGenericSend+0x4c>
 8005df2:	2300      	movs	r3, #0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10d      	bne.n	8005e14 <xQueueGenericSend+0x6c>
	__asm volatile
 8005df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfc:	b672      	cpsid	i
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	b662      	cpsie	i
 8005e0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e0e:	bf00      	nop
 8005e10:	bf00      	nop
 8005e12:	e7fd      	b.n	8005e10 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d103      	bne.n	8005e22 <xQueueGenericSend+0x7a>
 8005e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d101      	bne.n	8005e26 <xQueueGenericSend+0x7e>
 8005e22:	2301      	movs	r3, #1
 8005e24:	e000      	b.n	8005e28 <xQueueGenericSend+0x80>
 8005e26:	2300      	movs	r3, #0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10d      	bne.n	8005e48 <xQueueGenericSend+0xa0>
	__asm volatile
 8005e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e30:	b672      	cpsid	i
 8005e32:	f383 8811 	msr	BASEPRI, r3
 8005e36:	f3bf 8f6f 	isb	sy
 8005e3a:	f3bf 8f4f 	dsb	sy
 8005e3e:	b662      	cpsie	i
 8005e40:	623b      	str	r3, [r7, #32]
}
 8005e42:	bf00      	nop
 8005e44:	bf00      	nop
 8005e46:	e7fd      	b.n	8005e44 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e48:	f001 fc92 	bl	8007770 <xTaskGetSchedulerState>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d102      	bne.n	8005e58 <xQueueGenericSend+0xb0>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <xQueueGenericSend+0xb4>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e000      	b.n	8005e5e <xQueueGenericSend+0xb6>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10d      	bne.n	8005e7e <xQueueGenericSend+0xd6>
	__asm volatile
 8005e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e66:	b672      	cpsid	i
 8005e68:	f383 8811 	msr	BASEPRI, r3
 8005e6c:	f3bf 8f6f 	isb	sy
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	b662      	cpsie	i
 8005e76:	61fb      	str	r3, [r7, #28]
}
 8005e78:	bf00      	nop
 8005e7a:	bf00      	nop
 8005e7c:	e7fd      	b.n	8005e7a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e7e:	f002 fad5 	bl	800842c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d302      	bcc.n	8005e94 <xQueueGenericSend+0xec>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d129      	bne.n	8005ee8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e94:	683a      	ldr	r2, [r7, #0]
 8005e96:	68b9      	ldr	r1, [r7, #8]
 8005e98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e9a:	f000 fc91 	bl	80067c0 <prvCopyDataToQueue>
 8005e9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d010      	beq.n	8005eca <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eaa:	3324      	adds	r3, #36	@ 0x24
 8005eac:	4618      	mov	r0, r3
 8005eae:	f001 fa91 	bl	80073d4 <xTaskRemoveFromEventList>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d013      	beq.n	8005ee0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fb8 <xQueueGenericSend+0x210>)
 8005eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ebe:	601a      	str	r2, [r3, #0]
 8005ec0:	f3bf 8f4f 	dsb	sy
 8005ec4:	f3bf 8f6f 	isb	sy
 8005ec8:	e00a      	b.n	8005ee0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d007      	beq.n	8005ee0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ed0:	4b39      	ldr	r3, [pc, #228]	@ (8005fb8 <xQueueGenericSend+0x210>)
 8005ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ee0:	f002 fada 	bl	8008498 <vPortExitCritical>
				return pdPASS;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e063      	b.n	8005fb0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d103      	bne.n	8005ef6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005eee:	f002 fad3 	bl	8008498 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e05c      	b.n	8005fb0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d106      	bne.n	8005f0a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005efc:	f107 0314 	add.w	r3, r7, #20
 8005f00:	4618      	mov	r0, r3
 8005f02:	f001 facd 	bl	80074a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f06:	2301      	movs	r3, #1
 8005f08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f0a:	f002 fac5 	bl	8008498 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f0e:	f001 f829 	bl	8006f64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f12:	f002 fa8b 	bl	800842c <vPortEnterCritical>
 8005f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f1c:	b25b      	sxtb	r3, r3
 8005f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f22:	d103      	bne.n	8005f2c <xQueueGenericSend+0x184>
 8005f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f32:	b25b      	sxtb	r3, r3
 8005f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f38:	d103      	bne.n	8005f42 <xQueueGenericSend+0x19a>
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f42:	f002 faa9 	bl	8008498 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f46:	1d3a      	adds	r2, r7, #4
 8005f48:	f107 0314 	add.w	r3, r7, #20
 8005f4c:	4611      	mov	r1, r2
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f001 fabc 	bl	80074cc <xTaskCheckForTimeOut>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d124      	bne.n	8005fa4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005f5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f5c:	f000 fd28 	bl	80069b0 <prvIsQueueFull>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d018      	beq.n	8005f98 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f68:	3310      	adds	r3, #16
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	4611      	mov	r1, r2
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f001 f9da 	bl	8007328 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005f74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f76:	f000 fcb3 	bl	80068e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005f7a:	f001 f801 	bl	8006f80 <xTaskResumeAll>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f47f af7c 	bne.w	8005e7e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8005f86:	4b0c      	ldr	r3, [pc, #48]	@ (8005fb8 <xQueueGenericSend+0x210>)
 8005f88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f8c:	601a      	str	r2, [r3, #0]
 8005f8e:	f3bf 8f4f 	dsb	sy
 8005f92:	f3bf 8f6f 	isb	sy
 8005f96:	e772      	b.n	8005e7e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005f98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f9a:	f000 fca1 	bl	80068e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f9e:	f000 ffef 	bl	8006f80 <xTaskResumeAll>
 8005fa2:	e76c      	b.n	8005e7e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005fa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fa6:	f000 fc9b 	bl	80068e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005faa:	f000 ffe9 	bl	8006f80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005fae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3738      	adds	r7, #56	@ 0x38
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	e000ed04 	.word	0xe000ed04

08005fbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08e      	sub	sp, #56	@ 0x38
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
 8005fc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10d      	bne.n	8005ff0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8005fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd8:	b672      	cpsid	i
 8005fda:	f383 8811 	msr	BASEPRI, r3
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	b662      	cpsie	i
 8005fe8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005fea:	bf00      	nop
 8005fec:	bf00      	nop
 8005fee:	e7fd      	b.n	8005fec <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d103      	bne.n	8005ffe <xQueueGenericSendFromISR+0x42>
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <xQueueGenericSendFromISR+0x46>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e000      	b.n	8006004 <xQueueGenericSendFromISR+0x48>
 8006002:	2300      	movs	r3, #0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10d      	bne.n	8006024 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600c:	b672      	cpsid	i
 800600e:	f383 8811 	msr	BASEPRI, r3
 8006012:	f3bf 8f6f 	isb	sy
 8006016:	f3bf 8f4f 	dsb	sy
 800601a:	b662      	cpsie	i
 800601c:	623b      	str	r3, [r7, #32]
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	e7fd      	b.n	8006020 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2b02      	cmp	r3, #2
 8006028:	d103      	bne.n	8006032 <xQueueGenericSendFromISR+0x76>
 800602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800602e:	2b01      	cmp	r3, #1
 8006030:	d101      	bne.n	8006036 <xQueueGenericSendFromISR+0x7a>
 8006032:	2301      	movs	r3, #1
 8006034:	e000      	b.n	8006038 <xQueueGenericSendFromISR+0x7c>
 8006036:	2300      	movs	r3, #0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10d      	bne.n	8006058 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800603c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006040:	b672      	cpsid	i
 8006042:	f383 8811 	msr	BASEPRI, r3
 8006046:	f3bf 8f6f 	isb	sy
 800604a:	f3bf 8f4f 	dsb	sy
 800604e:	b662      	cpsie	i
 8006050:	61fb      	str	r3, [r7, #28]
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006058:	f002 fad0 	bl	80085fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800605c:	f3ef 8211 	mrs	r2, BASEPRI
 8006060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006064:	b672      	cpsid	i
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	b662      	cpsie	i
 8006074:	61ba      	str	r2, [r7, #24]
 8006076:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006078:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800607a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006084:	429a      	cmp	r2, r3
 8006086:	d302      	bcc.n	800608e <xQueueGenericSendFromISR+0xd2>
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	2b02      	cmp	r3, #2
 800608c:	d12c      	bne.n	80060e8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800608e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006090:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006094:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	68b9      	ldr	r1, [r7, #8]
 800609c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800609e:	f000 fb8f 	bl	80067c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060a2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80060a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060aa:	d112      	bne.n	80060d2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d016      	beq.n	80060e2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b6:	3324      	adds	r3, #36	@ 0x24
 80060b8:	4618      	mov	r0, r3
 80060ba:	f001 f98b 	bl	80073d4 <xTaskRemoveFromEventList>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00e      	beq.n	80060e2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00b      	beq.n	80060e2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	601a      	str	r2, [r3, #0]
 80060d0:	e007      	b.n	80060e2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80060d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80060d6:	3301      	adds	r3, #1
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	b25a      	sxtb	r2, r3
 80060dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80060e2:	2301      	movs	r3, #1
 80060e4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80060e6:	e001      	b.n	80060ec <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80060e8:	2300      	movs	r3, #0
 80060ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80060f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80060f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3738      	adds	r7, #56	@ 0x38
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b08e      	sub	sp, #56	@ 0x38
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
 800610a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10d      	bne.n	8006132 <xQueueGiveFromISR+0x30>
	__asm volatile
 8006116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611a:	b672      	cpsid	i
 800611c:	f383 8811 	msr	BASEPRI, r3
 8006120:	f3bf 8f6f 	isb	sy
 8006124:	f3bf 8f4f 	dsb	sy
 8006128:	b662      	cpsie	i
 800612a:	623b      	str	r3, [r7, #32]
}
 800612c:	bf00      	nop
 800612e:	bf00      	nop
 8006130:	e7fd      	b.n	800612e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00d      	beq.n	8006156 <xQueueGiveFromISR+0x54>
	__asm volatile
 800613a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800613e:	b672      	cpsid	i
 8006140:	f383 8811 	msr	BASEPRI, r3
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	f3bf 8f4f 	dsb	sy
 800614c:	b662      	cpsie	i
 800614e:	61fb      	str	r3, [r7, #28]
}
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	e7fd      	b.n	8006152 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d103      	bne.n	8006166 <xQueueGiveFromISR+0x64>
 800615e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <xQueueGiveFromISR+0x68>
 8006166:	2301      	movs	r3, #1
 8006168:	e000      	b.n	800616c <xQueueGiveFromISR+0x6a>
 800616a:	2300      	movs	r3, #0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10d      	bne.n	800618c <xQueueGiveFromISR+0x8a>
	__asm volatile
 8006170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006174:	b672      	cpsid	i
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	b662      	cpsie	i
 8006184:	61bb      	str	r3, [r7, #24]
}
 8006186:	bf00      	nop
 8006188:	bf00      	nop
 800618a:	e7fd      	b.n	8006188 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800618c:	f002 fa36 	bl	80085fc <vPortValidateInterruptPriority>
	__asm volatile
 8006190:	f3ef 8211 	mrs	r2, BASEPRI
 8006194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006198:	b672      	cpsid	i
 800619a:	f383 8811 	msr	BASEPRI, r3
 800619e:	f3bf 8f6f 	isb	sy
 80061a2:	f3bf 8f4f 	dsb	sy
 80061a6:	b662      	cpsie	i
 80061a8:	617a      	str	r2, [r7, #20]
 80061aa:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80061ac:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b4:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80061b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061bc:	429a      	cmp	r2, r3
 80061be:	d22b      	bcs.n	8006218 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061cc:	1c5a      	adds	r2, r3, #1
 80061ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d0:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80061d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80061d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061da:	d112      	bne.n	8006202 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d016      	beq.n	8006212 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e6:	3324      	adds	r3, #36	@ 0x24
 80061e8:	4618      	mov	r0, r3
 80061ea:	f001 f8f3 	bl	80073d4 <xTaskRemoveFromEventList>
 80061ee:	4603      	mov	r3, r0
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00e      	beq.n	8006212 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00b      	beq.n	8006212 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2201      	movs	r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	e007      	b.n	8006212 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006202:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006206:	3301      	adds	r3, #1
 8006208:	b2db      	uxtb	r3, r3
 800620a:	b25a      	sxtb	r2, r3
 800620c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006212:	2301      	movs	r3, #1
 8006214:	637b      	str	r3, [r7, #52]	@ 0x34
 8006216:	e001      	b.n	800621c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006218:	2300      	movs	r3, #0
 800621a:	637b      	str	r3, [r7, #52]	@ 0x34
 800621c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800621e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f383 8811 	msr	BASEPRI, r3
}
 8006226:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800622a:	4618      	mov	r0, r3
 800622c:	3738      	adds	r7, #56	@ 0x38
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
	...

08006234 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b08c      	sub	sp, #48	@ 0x30
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006240:	2300      	movs	r3, #0
 8006242:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624a:	2b00      	cmp	r3, #0
 800624c:	d10d      	bne.n	800626a <xQueueReceive+0x36>
	__asm volatile
 800624e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006252:	b672      	cpsid	i
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	b662      	cpsie	i
 8006262:	623b      	str	r3, [r7, #32]
}
 8006264:	bf00      	nop
 8006266:	bf00      	nop
 8006268:	e7fd      	b.n	8006266 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d103      	bne.n	8006278 <xQueueReceive+0x44>
 8006270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <xQueueReceive+0x48>
 8006278:	2301      	movs	r3, #1
 800627a:	e000      	b.n	800627e <xQueueReceive+0x4a>
 800627c:	2300      	movs	r3, #0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10d      	bne.n	800629e <xQueueReceive+0x6a>
	__asm volatile
 8006282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006286:	b672      	cpsid	i
 8006288:	f383 8811 	msr	BASEPRI, r3
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	b662      	cpsie	i
 8006296:	61fb      	str	r3, [r7, #28]
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	e7fd      	b.n	800629a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800629e:	f001 fa67 	bl	8007770 <xTaskGetSchedulerState>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <xQueueReceive+0x7a>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <xQueueReceive+0x7e>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <xQueueReceive+0x80>
 80062b2:	2300      	movs	r3, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10d      	bne.n	80062d4 <xQueueReceive+0xa0>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062bc:	b672      	cpsid	i
 80062be:	f383 8811 	msr	BASEPRI, r3
 80062c2:	f3bf 8f6f 	isb	sy
 80062c6:	f3bf 8f4f 	dsb	sy
 80062ca:	b662      	cpsie	i
 80062cc:	61bb      	str	r3, [r7, #24]
}
 80062ce:	bf00      	nop
 80062d0:	bf00      	nop
 80062d2:	e7fd      	b.n	80062d0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062d4:	f002 f8aa 	bl	800842c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d01f      	beq.n	8006324 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062e4:	68b9      	ldr	r1, [r7, #8]
 80062e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062e8:	f000 fad4 	bl	8006894 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ee:	1e5a      	subs	r2, r3, #1
 80062f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00f      	beq.n	800631c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fe:	3310      	adds	r3, #16
 8006300:	4618      	mov	r0, r3
 8006302:	f001 f867 	bl	80073d4 <xTaskRemoveFromEventList>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d007      	beq.n	800631c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800630c:	4b3c      	ldr	r3, [pc, #240]	@ (8006400 <xQueueReceive+0x1cc>)
 800630e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800631c:	f002 f8bc 	bl	8008498 <vPortExitCritical>
				return pdPASS;
 8006320:	2301      	movs	r3, #1
 8006322:	e069      	b.n	80063f8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d103      	bne.n	8006332 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800632a:	f002 f8b5 	bl	8008498 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800632e:	2300      	movs	r3, #0
 8006330:	e062      	b.n	80063f8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006334:	2b00      	cmp	r3, #0
 8006336:	d106      	bne.n	8006346 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006338:	f107 0310 	add.w	r3, r7, #16
 800633c:	4618      	mov	r0, r3
 800633e:	f001 f8af 	bl	80074a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006342:	2301      	movs	r3, #1
 8006344:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006346:	f002 f8a7 	bl	8008498 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800634a:	f000 fe0b 	bl	8006f64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800634e:	f002 f86d 	bl	800842c <vPortEnterCritical>
 8006352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006354:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006358:	b25b      	sxtb	r3, r3
 800635a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635e:	d103      	bne.n	8006368 <xQueueReceive+0x134>
 8006360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800636e:	b25b      	sxtb	r3, r3
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006374:	d103      	bne.n	800637e <xQueueReceive+0x14a>
 8006376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800637e:	f002 f88b 	bl	8008498 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006382:	1d3a      	adds	r2, r7, #4
 8006384:	f107 0310 	add.w	r3, r7, #16
 8006388:	4611      	mov	r1, r2
 800638a:	4618      	mov	r0, r3
 800638c:	f001 f89e 	bl	80074cc <xTaskCheckForTimeOut>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d123      	bne.n	80063de <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006398:	f000 faf4 	bl	8006984 <prvIsQueueEmpty>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d017      	beq.n	80063d2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80063a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a4:	3324      	adds	r3, #36	@ 0x24
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	4611      	mov	r1, r2
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 ffbc 	bl	8007328 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063b2:	f000 fa95 	bl	80068e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063b6:	f000 fde3 	bl	8006f80 <xTaskResumeAll>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d189      	bne.n	80062d4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80063c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006400 <xQueueReceive+0x1cc>)
 80063c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	e780      	b.n	80062d4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80063d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063d4:	f000 fa84 	bl	80068e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063d8:	f000 fdd2 	bl	8006f80 <xTaskResumeAll>
 80063dc:	e77a      	b.n	80062d4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063e0:	f000 fa7e 	bl	80068e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063e4:	f000 fdcc 	bl	8006f80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ea:	f000 facb 	bl	8006984 <prvIsQueueEmpty>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f43f af6f 	beq.w	80062d4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3730      	adds	r7, #48	@ 0x30
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	e000ed04 	.word	0xe000ed04

08006404 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b08e      	sub	sp, #56	@ 0x38
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800640e:	2300      	movs	r3, #0
 8006410:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006416:	2300      	movs	r3, #0
 8006418:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800641a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10d      	bne.n	800643c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8006420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006424:	b672      	cpsid	i
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	b662      	cpsie	i
 8006434:	623b      	str	r3, [r7, #32]
}
 8006436:	bf00      	nop
 8006438:	bf00      	nop
 800643a:	e7fd      	b.n	8006438 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800643c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00d      	beq.n	8006460 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8006444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006448:	b672      	cpsid	i
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	b662      	cpsie	i
 8006458:	61fb      	str	r3, [r7, #28]
}
 800645a:	bf00      	nop
 800645c:	bf00      	nop
 800645e:	e7fd      	b.n	800645c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006460:	f001 f986 	bl	8007770 <xTaskGetSchedulerState>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d102      	bne.n	8006470 <xQueueSemaphoreTake+0x6c>
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <xQueueSemaphoreTake+0x70>
 8006470:	2301      	movs	r3, #1
 8006472:	e000      	b.n	8006476 <xQueueSemaphoreTake+0x72>
 8006474:	2300      	movs	r3, #0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10d      	bne.n	8006496 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647e:	b672      	cpsid	i
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	b662      	cpsie	i
 800648e:	61bb      	str	r3, [r7, #24]
}
 8006490:	bf00      	nop
 8006492:	bf00      	nop
 8006494:	e7fd      	b.n	8006492 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006496:	f001 ffc9 	bl	800842c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800649a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800649c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800649e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80064a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d024      	beq.n	80064f0 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80064a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a8:	1e5a      	subs	r2, r3, #1
 80064aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ac:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d104      	bne.n	80064c0 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80064b6:	f001 fadd 	bl	8007a74 <pvTaskIncrementMutexHeldCount>
 80064ba:	4602      	mov	r2, r0
 80064bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064be:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00f      	beq.n	80064e8 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ca:	3310      	adds	r3, #16
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 ff81 	bl	80073d4 <xTaskRemoveFromEventList>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d007      	beq.n	80064e8 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064d8:	4b55      	ldr	r3, [pc, #340]	@ (8006630 <xQueueSemaphoreTake+0x22c>)
 80064da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064de:	601a      	str	r2, [r3, #0]
 80064e0:	f3bf 8f4f 	dsb	sy
 80064e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064e8:	f001 ffd6 	bl	8008498 <vPortExitCritical>
				return pdPASS;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e09a      	b.n	8006626 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d114      	bne.n	8006520 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80064f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00d      	beq.n	8006518 <xQueueSemaphoreTake+0x114>
	__asm volatile
 80064fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006500:	b672      	cpsid	i
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	b662      	cpsie	i
 8006510:	617b      	str	r3, [r7, #20]
}
 8006512:	bf00      	nop
 8006514:	bf00      	nop
 8006516:	e7fd      	b.n	8006514 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006518:	f001 ffbe 	bl	8008498 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800651c:	2300      	movs	r3, #0
 800651e:	e082      	b.n	8006626 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006522:	2b00      	cmp	r3, #0
 8006524:	d106      	bne.n	8006534 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006526:	f107 030c 	add.w	r3, r7, #12
 800652a:	4618      	mov	r0, r3
 800652c:	f000 ffb8 	bl	80074a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006530:	2301      	movs	r3, #1
 8006532:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006534:	f001 ffb0 	bl	8008498 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006538:	f000 fd14 	bl	8006f64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800653c:	f001 ff76 	bl	800842c <vPortEnterCritical>
 8006540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006542:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006546:	b25b      	sxtb	r3, r3
 8006548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654c:	d103      	bne.n	8006556 <xQueueSemaphoreTake+0x152>
 800654e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006558:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800655c:	b25b      	sxtb	r3, r3
 800655e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006562:	d103      	bne.n	800656c <xQueueSemaphoreTake+0x168>
 8006564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006566:	2200      	movs	r2, #0
 8006568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800656c:	f001 ff94 	bl	8008498 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006570:	463a      	mov	r2, r7
 8006572:	f107 030c 	add.w	r3, r7, #12
 8006576:	4611      	mov	r1, r2
 8006578:	4618      	mov	r0, r3
 800657a:	f000 ffa7 	bl	80074cc <xTaskCheckForTimeOut>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d132      	bne.n	80065ea <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006584:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006586:	f000 f9fd 	bl	8006984 <prvIsQueueEmpty>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d026      	beq.n	80065de <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d109      	bne.n	80065ac <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006598:	f001 ff48 	bl	800842c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800659c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f001 f903 	bl	80077ac <xTaskPriorityInherit>
 80065a6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80065a8:	f001 ff76 	bl	8008498 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80065ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ae:	3324      	adds	r3, #36	@ 0x24
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	4611      	mov	r1, r2
 80065b4:	4618      	mov	r0, r3
 80065b6:	f000 feb7 	bl	8007328 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065bc:	f000 f990 	bl	80068e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065c0:	f000 fcde 	bl	8006f80 <xTaskResumeAll>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	f47f af65 	bne.w	8006496 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 80065cc:	4b18      	ldr	r3, [pc, #96]	@ (8006630 <xQueueSemaphoreTake+0x22c>)
 80065ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065d2:	601a      	str	r2, [r3, #0]
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	f3bf 8f6f 	isb	sy
 80065dc:	e75b      	b.n	8006496 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80065de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065e0:	f000 f97e 	bl	80068e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065e4:	f000 fccc 	bl	8006f80 <xTaskResumeAll>
 80065e8:	e755      	b.n	8006496 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80065ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065ec:	f000 f978 	bl	80068e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065f0:	f000 fcc6 	bl	8006f80 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065f6:	f000 f9c5 	bl	8006984 <prvIsQueueEmpty>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f43f af4a 	beq.w	8006496 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00d      	beq.n	8006624 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8006608:	f001 ff10 	bl	800842c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800660c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800660e:	f000 f8bf 	bl	8006790 <prvGetDisinheritPriorityAfterTimeout>
 8006612:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800661a:	4618      	mov	r0, r3
 800661c:	f001 f9a2 	bl	8007964 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006620:	f001 ff3a 	bl	8008498 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006624:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006626:	4618      	mov	r0, r3
 8006628:	3738      	adds	r7, #56	@ 0x38
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	e000ed04 	.word	0xe000ed04

08006634 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b08e      	sub	sp, #56	@ 0x38
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10d      	bne.n	8006666 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	b672      	cpsid	i
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	b662      	cpsie	i
 800665e:	623b      	str	r3, [r7, #32]
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	e7fd      	b.n	8006662 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d103      	bne.n	8006674 <xQueueReceiveFromISR+0x40>
 800666c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006670:	2b00      	cmp	r3, #0
 8006672:	d101      	bne.n	8006678 <xQueueReceiveFromISR+0x44>
 8006674:	2301      	movs	r3, #1
 8006676:	e000      	b.n	800667a <xQueueReceiveFromISR+0x46>
 8006678:	2300      	movs	r3, #0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10d      	bne.n	800669a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006682:	b672      	cpsid	i
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	b662      	cpsie	i
 8006692:	61fb      	str	r3, [r7, #28]
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	e7fd      	b.n	8006696 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800669a:	f001 ffaf 	bl	80085fc <vPortValidateInterruptPriority>
	__asm volatile
 800669e:	f3ef 8211 	mrs	r2, BASEPRI
 80066a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a6:	b672      	cpsid	i
 80066a8:	f383 8811 	msr	BASEPRI, r3
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	b662      	cpsie	i
 80066b6:	61ba      	str	r2, [r7, #24]
 80066b8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80066ba:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80066bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d02f      	beq.n	800672a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80066ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80066d4:	68b9      	ldr	r1, [r7, #8]
 80066d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066d8:	f000 f8dc 	bl	8006894 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066de:	1e5a      	subs	r2, r3, #1
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80066e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ec:	d112      	bne.n	8006714 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d016      	beq.n	8006724 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f8:	3310      	adds	r3, #16
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 fe6a 	bl	80073d4 <xTaskRemoveFromEventList>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00e      	beq.n	8006724 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00b      	beq.n	8006724 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	601a      	str	r2, [r3, #0]
 8006712:	e007      	b.n	8006724 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006714:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006718:	3301      	adds	r3, #1
 800671a:	b2db      	uxtb	r3, r3
 800671c:	b25a      	sxtb	r2, r3
 800671e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006724:	2301      	movs	r3, #1
 8006726:	637b      	str	r3, [r7, #52]	@ 0x34
 8006728:	e001      	b.n	800672e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800672a:	2300      	movs	r3, #0
 800672c:	637b      	str	r3, [r7, #52]	@ 0x34
 800672e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006730:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f383 8811 	msr	BASEPRI, r3
}
 8006738:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800673a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800673c:	4618      	mov	r0, r3
 800673e:	3738      	adds	r7, #56	@ 0x38
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10d      	bne.n	8006772 <vQueueDelete+0x2e>
	__asm volatile
 8006756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675a:	b672      	cpsid	i
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	b662      	cpsie	i
 800676a:	60bb      	str	r3, [r7, #8]
}
 800676c:	bf00      	nop
 800676e:	bf00      	nop
 8006770:	e7fd      	b.n	800676e <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f95e 	bl	8006a34 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800677e:	2b00      	cmp	r3, #0
 8006780:	d102      	bne.n	8006788 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f002 f84e 	bl	8008824 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006788:	bf00      	nop
 800678a:	3710      	adds	r7, #16
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679c:	2b00      	cmp	r3, #0
 800679e:	d006      	beq.n	80067ae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	e001      	b.n	80067b2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80067ae:	2300      	movs	r3, #0
 80067b0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80067b2:	68fb      	ldr	r3, [r7, #12]
	}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3714      	adds	r7, #20
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80067cc:	2300      	movs	r3, #0
 80067ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d10d      	bne.n	80067fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d14d      	bne.n	8006882 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f001 f846 	bl	800787c <xTaskPriorityDisinherit>
 80067f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	609a      	str	r2, [r3, #8]
 80067f8:	e043      	b.n	8006882 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d119      	bne.n	8006834 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6858      	ldr	r0, [r3, #4]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006808:	461a      	mov	r2, r3
 800680a:	68b9      	ldr	r1, [r7, #8]
 800680c:	f002 f9e4 	bl	8008bd8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	685a      	ldr	r2, [r3, #4]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006818:	441a      	add	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	429a      	cmp	r2, r3
 8006828:	d32b      	bcc.n	8006882 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	605a      	str	r2, [r3, #4]
 8006832:	e026      	b.n	8006882 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	68d8      	ldr	r0, [r3, #12]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683c:	461a      	mov	r2, r3
 800683e:	68b9      	ldr	r1, [r7, #8]
 8006840:	f002 f9ca 	bl	8008bd8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	68da      	ldr	r2, [r3, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684c:	425b      	negs	r3, r3
 800684e:	441a      	add	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	68da      	ldr	r2, [r3, #12]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d207      	bcs.n	8006870 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006868:	425b      	negs	r3, r3
 800686a:	441a      	add	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b02      	cmp	r3, #2
 8006874:	d105      	bne.n	8006882 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	3b01      	subs	r3, #1
 8006880:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	1c5a      	adds	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800688a:	697b      	ldr	r3, [r7, #20]
}
 800688c:	4618      	mov	r0, r3
 800688e:	3718      	adds	r7, #24
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d018      	beq.n	80068d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	441a      	add	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68da      	ldr	r2, [r3, #12]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d303      	bcc.n	80068c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68d9      	ldr	r1, [r3, #12]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d0:	461a      	mov	r2, r3
 80068d2:	6838      	ldr	r0, [r7, #0]
 80068d4:	f002 f980 	bl	8008bd8 <memcpy>
	}
}
 80068d8:	bf00      	nop
 80068da:	3708      	adds	r7, #8
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80068e8:	f001 fda0 	bl	800842c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068f4:	e011      	b.n	800691a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d012      	beq.n	8006924 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	3324      	adds	r3, #36	@ 0x24
 8006902:	4618      	mov	r0, r3
 8006904:	f000 fd66 	bl	80073d4 <xTaskRemoveFromEventList>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d001      	beq.n	8006912 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800690e:	f000 fe45 	bl	800759c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006912:	7bfb      	ldrb	r3, [r7, #15]
 8006914:	3b01      	subs	r3, #1
 8006916:	b2db      	uxtb	r3, r3
 8006918:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800691a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800691e:	2b00      	cmp	r3, #0
 8006920:	dce9      	bgt.n	80068f6 <prvUnlockQueue+0x16>
 8006922:	e000      	b.n	8006926 <prvUnlockQueue+0x46>
					break;
 8006924:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	22ff      	movs	r2, #255	@ 0xff
 800692a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800692e:	f001 fdb3 	bl	8008498 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006932:	f001 fd7b 	bl	800842c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800693c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800693e:	e011      	b.n	8006964 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d012      	beq.n	800696e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	3310      	adds	r3, #16
 800694c:	4618      	mov	r0, r3
 800694e:	f000 fd41 	bl	80073d4 <xTaskRemoveFromEventList>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006958:	f000 fe20 	bl	800759c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800695c:	7bbb      	ldrb	r3, [r7, #14]
 800695e:	3b01      	subs	r3, #1
 8006960:	b2db      	uxtb	r3, r3
 8006962:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006964:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006968:	2b00      	cmp	r3, #0
 800696a:	dce9      	bgt.n	8006940 <prvUnlockQueue+0x60>
 800696c:	e000      	b.n	8006970 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800696e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	22ff      	movs	r2, #255	@ 0xff
 8006974:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006978:	f001 fd8e 	bl	8008498 <vPortExitCritical>
}
 800697c:	bf00      	nop
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800698c:	f001 fd4e 	bl	800842c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006994:	2b00      	cmp	r3, #0
 8006996:	d102      	bne.n	800699e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006998:	2301      	movs	r3, #1
 800699a:	60fb      	str	r3, [r7, #12]
 800699c:	e001      	b.n	80069a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800699e:	2300      	movs	r3, #0
 80069a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069a2:	f001 fd79 	bl	8008498 <vPortExitCritical>

	return xReturn;
 80069a6:	68fb      	ldr	r3, [r7, #12]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069b8:	f001 fd38 	bl	800842c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d102      	bne.n	80069ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80069c8:	2301      	movs	r3, #1
 80069ca:	60fb      	str	r3, [r7, #12]
 80069cc:	e001      	b.n	80069d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069d2:	f001 fd61 	bl	8008498 <vPortExitCritical>

	return xReturn;
 80069d6:	68fb      	ldr	r3, [r7, #12]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80069ea:	2300      	movs	r3, #0
 80069ec:	60fb      	str	r3, [r7, #12]
 80069ee:	e014      	b.n	8006a1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80069f0:	4a0f      	ldr	r2, [pc, #60]	@ (8006a30 <vQueueAddToRegistry+0x50>)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10b      	bne.n	8006a14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80069fc:	490c      	ldr	r1, [pc, #48]	@ (8006a30 <vQueueAddToRegistry+0x50>)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	683a      	ldr	r2, [r7, #0]
 8006a02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006a06:	4a0a      	ldr	r2, [pc, #40]	@ (8006a30 <vQueueAddToRegistry+0x50>)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	00db      	lsls	r3, r3, #3
 8006a0c:	4413      	add	r3, r2
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006a12:	e006      	b.n	8006a22 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	3301      	adds	r3, #1
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b07      	cmp	r3, #7
 8006a1e:	d9e7      	bls.n	80069f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006a20:	bf00      	nop
 8006a22:	bf00      	nop
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	2000109c 	.word	0x2000109c

08006a34 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e016      	b.n	8006a70 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006a42:	4a10      	ldr	r2, [pc, #64]	@ (8006a84 <vQueueUnregisterQueue+0x50>)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	00db      	lsls	r3, r3, #3
 8006a48:	4413      	add	r3, r2
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d10b      	bne.n	8006a6a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006a52:	4a0c      	ldr	r2, [pc, #48]	@ (8006a84 <vQueueUnregisterQueue+0x50>)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2100      	movs	r1, #0
 8006a58:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006a5c:	4a09      	ldr	r2, [pc, #36]	@ (8006a84 <vQueueUnregisterQueue+0x50>)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	00db      	lsls	r3, r3, #3
 8006a62:	4413      	add	r3, r2
 8006a64:	2200      	movs	r2, #0
 8006a66:	605a      	str	r2, [r3, #4]
				break;
 8006a68:	e006      	b.n	8006a78 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	60fb      	str	r3, [r7, #12]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2b07      	cmp	r3, #7
 8006a74:	d9e5      	bls.n	8006a42 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006a76:	bf00      	nop
 8006a78:	bf00      	nop
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	2000109c 	.word	0x2000109c

08006a88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006a98:	f001 fcc8 	bl	800842c <vPortEnterCritical>
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aa2:	b25b      	sxtb	r3, r3
 8006aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa8:	d103      	bne.n	8006ab2 <vQueueWaitForMessageRestricted+0x2a>
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ab8:	b25b      	sxtb	r3, r3
 8006aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006abe:	d103      	bne.n	8006ac8 <vQueueWaitForMessageRestricted+0x40>
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ac8:	f001 fce6 	bl	8008498 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d106      	bne.n	8006ae2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	3324      	adds	r3, #36	@ 0x24
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	68b9      	ldr	r1, [r7, #8]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 fc4b 	bl	8007378 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006ae2:	6978      	ldr	r0, [r7, #20]
 8006ae4:	f7ff fefc 	bl	80068e0 <prvUnlockQueue>
	}
 8006ae8:	bf00      	nop
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	@ 0x38
 8006af4:	af04      	add	r7, sp, #16
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10d      	bne.n	8006b20 <xTaskCreateStatic+0x30>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b08:	b672      	cpsid	i
 8006b0a:	f383 8811 	msr	BASEPRI, r3
 8006b0e:	f3bf 8f6f 	isb	sy
 8006b12:	f3bf 8f4f 	dsb	sy
 8006b16:	b662      	cpsie	i
 8006b18:	623b      	str	r3, [r7, #32]
}
 8006b1a:	bf00      	nop
 8006b1c:	bf00      	nop
 8006b1e:	e7fd      	b.n	8006b1c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10d      	bne.n	8006b42 <xTaskCreateStatic+0x52>
	__asm volatile
 8006b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2a:	b672      	cpsid	i
 8006b2c:	f383 8811 	msr	BASEPRI, r3
 8006b30:	f3bf 8f6f 	isb	sy
 8006b34:	f3bf 8f4f 	dsb	sy
 8006b38:	b662      	cpsie	i
 8006b3a:	61fb      	str	r3, [r7, #28]
}
 8006b3c:	bf00      	nop
 8006b3e:	bf00      	nop
 8006b40:	e7fd      	b.n	8006b3e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b42:	23a8      	movs	r3, #168	@ 0xa8
 8006b44:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2ba8      	cmp	r3, #168	@ 0xa8
 8006b4a:	d00d      	beq.n	8006b68 <xTaskCreateStatic+0x78>
	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b50:	b672      	cpsid	i
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	b662      	cpsie	i
 8006b60:	61bb      	str	r3, [r7, #24]
}
 8006b62:	bf00      	nop
 8006b64:	bf00      	nop
 8006b66:	e7fd      	b.n	8006b64 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006b68:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d01e      	beq.n	8006bae <xTaskCreateStatic+0xbe>
 8006b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d01b      	beq.n	8006bae <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b78:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b7e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b82:	2202      	movs	r2, #2
 8006b84:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b88:	2300      	movs	r3, #0
 8006b8a:	9303      	str	r3, [sp, #12]
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8e:	9302      	str	r3, [sp, #8]
 8006b90:	f107 0314 	add.w	r3, r7, #20
 8006b94:	9301      	str	r3, [sp, #4]
 8006b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	68b9      	ldr	r1, [r7, #8]
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f000 f851 	bl	8006c48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ba6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006ba8:	f000 f8f8 	bl	8006d9c <prvAddNewTaskToReadyList>
 8006bac:	e001      	b.n	8006bb2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006bb2:	697b      	ldr	r3, [r7, #20]
	}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3728      	adds	r7, #40	@ 0x28
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b08c      	sub	sp, #48	@ 0x30
 8006bc0:	af04      	add	r7, sp, #16
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	603b      	str	r3, [r7, #0]
 8006bc8:	4613      	mov	r3, r2
 8006bca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006bcc:	88fb      	ldrh	r3, [r7, #6]
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f001 fd59 	bl	8008688 <pvPortMalloc>
 8006bd6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00e      	beq.n	8006bfc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006bde:	20a8      	movs	r0, #168	@ 0xa8
 8006be0:	f001 fd52 	bl	8008688 <pvPortMalloc>
 8006be4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d003      	beq.n	8006bf4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006bec:	69fb      	ldr	r3, [r7, #28]
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	631a      	str	r2, [r3, #48]	@ 0x30
 8006bf2:	e005      	b.n	8006c00 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006bf4:	6978      	ldr	r0, [r7, #20]
 8006bf6:	f001 fe15 	bl	8008824 <vPortFree>
 8006bfa:	e001      	b.n	8006c00 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d017      	beq.n	8006c36 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c0e:	88fa      	ldrh	r2, [r7, #6]
 8006c10:	2300      	movs	r3, #0
 8006c12:	9303      	str	r3, [sp, #12]
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	9302      	str	r3, [sp, #8]
 8006c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c1a:	9301      	str	r3, [sp, #4]
 8006c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	68b9      	ldr	r1, [r7, #8]
 8006c24:	68f8      	ldr	r0, [r7, #12]
 8006c26:	f000 f80f 	bl	8006c48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c2a:	69f8      	ldr	r0, [r7, #28]
 8006c2c:	f000 f8b6 	bl	8006d9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c30:	2301      	movs	r3, #1
 8006c32:	61bb      	str	r3, [r7, #24]
 8006c34:	e002      	b.n	8006c3c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c36:	f04f 33ff 	mov.w	r3, #4294967295
 8006c3a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c3c:	69bb      	ldr	r3, [r7, #24]
	}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3720      	adds	r7, #32
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
	...

08006c48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b088      	sub	sp, #32
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
 8006c54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c58:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	461a      	mov	r2, r3
 8006c60:	21a5      	movs	r1, #165	@ 0xa5
 8006c62:	f001 ff2f 	bl	8008ac4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c6a:	6879      	ldr	r1, [r7, #4]
 8006c6c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8006c70:	440b      	add	r3, r1
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	f023 0307 	bic.w	r3, r3, #7
 8006c7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00d      	beq.n	8006ca6 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	b672      	cpsid	i
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	b662      	cpsie	i
 8006c9e:	617b      	str	r3, [r7, #20]
}
 8006ca0:	bf00      	nop
 8006ca2:	bf00      	nop
 8006ca4:	e7fd      	b.n	8006ca2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d01f      	beq.n	8006cec <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cac:	2300      	movs	r3, #0
 8006cae:	61fb      	str	r3, [r7, #28]
 8006cb0:	e012      	b.n	8006cd8 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	7819      	ldrb	r1, [r3, #0]
 8006cba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	3334      	adds	r3, #52	@ 0x34
 8006cc2:	460a      	mov	r2, r1
 8006cc4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	4413      	add	r3, r2
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d006      	beq.n	8006ce0 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	61fb      	str	r3, [r7, #28]
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	2b0f      	cmp	r3, #15
 8006cdc:	d9e9      	bls.n	8006cb2 <prvInitialiseNewTask+0x6a>
 8006cde:	e000      	b.n	8006ce2 <prvInitialiseNewTask+0x9a>
			{
				break;
 8006ce0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cea:	e003      	b.n	8006cf4 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf6:	2b37      	cmp	r3, #55	@ 0x37
 8006cf8:	d901      	bls.n	8006cfe <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006cfa:	2337      	movs	r3, #55	@ 0x37
 8006cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d02:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d08:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d12:	3304      	adds	r3, #4
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7fe fde3 	bl	80058e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d1c:	3318      	adds	r3, #24
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fe fdde 	bl	80058e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d38:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	3354      	adds	r3, #84	@ 0x54
 8006d4e:	224c      	movs	r2, #76	@ 0x4c
 8006d50:	2100      	movs	r1, #0
 8006d52:	4618      	mov	r0, r3
 8006d54:	f001 feb6 	bl	8008ac4 <memset>
 8006d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8006d90 <prvInitialiseNewTask+0x148>)
 8006d5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	4a0c      	ldr	r2, [pc, #48]	@ (8006d94 <prvInitialiseNewTask+0x14c>)
 8006d62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d66:	4a0c      	ldr	r2, [pc, #48]	@ (8006d98 <prvInitialiseNewTask+0x150>)
 8006d68:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	68f9      	ldr	r1, [r7, #12]
 8006d6e:	69b8      	ldr	r0, [r7, #24]
 8006d70:	f001 fa50 	bl	8008214 <pxPortInitialiseStack>
 8006d74:	4602      	mov	r2, r0
 8006d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d002      	beq.n	8006d86 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d86:	bf00      	nop
 8006d88:	3720      	adds	r7, #32
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	20005328 	.word	0x20005328
 8006d94:	20005390 	.word	0x20005390
 8006d98:	200053f8 	.word	0x200053f8

08006d9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006da4:	f001 fb42 	bl	800842c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006da8:	4b2d      	ldr	r3, [pc, #180]	@ (8006e60 <prvAddNewTaskToReadyList+0xc4>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3301      	adds	r3, #1
 8006dae:	4a2c      	ldr	r2, [pc, #176]	@ (8006e60 <prvAddNewTaskToReadyList+0xc4>)
 8006db0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006db2:	4b2c      	ldr	r3, [pc, #176]	@ (8006e64 <prvAddNewTaskToReadyList+0xc8>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d109      	bne.n	8006dce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006dba:	4a2a      	ldr	r2, [pc, #168]	@ (8006e64 <prvAddNewTaskToReadyList+0xc8>)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006dc0:	4b27      	ldr	r3, [pc, #156]	@ (8006e60 <prvAddNewTaskToReadyList+0xc4>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d110      	bne.n	8006dea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006dc8:	f000 fc0c 	bl	80075e4 <prvInitialiseTaskLists>
 8006dcc:	e00d      	b.n	8006dea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006dce:	4b26      	ldr	r3, [pc, #152]	@ (8006e68 <prvAddNewTaskToReadyList+0xcc>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d109      	bne.n	8006dea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006dd6:	4b23      	ldr	r3, [pc, #140]	@ (8006e64 <prvAddNewTaskToReadyList+0xc8>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d802      	bhi.n	8006dea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006de4:	4a1f      	ldr	r2, [pc, #124]	@ (8006e64 <prvAddNewTaskToReadyList+0xc8>)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006dea:	4b20      	ldr	r3, [pc, #128]	@ (8006e6c <prvAddNewTaskToReadyList+0xd0>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3301      	adds	r3, #1
 8006df0:	4a1e      	ldr	r2, [pc, #120]	@ (8006e6c <prvAddNewTaskToReadyList+0xd0>)
 8006df2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006df4:	4b1d      	ldr	r3, [pc, #116]	@ (8006e6c <prvAddNewTaskToReadyList+0xd0>)
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e00:	4b1b      	ldr	r3, [pc, #108]	@ (8006e70 <prvAddNewTaskToReadyList+0xd4>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d903      	bls.n	8006e10 <prvAddNewTaskToReadyList+0x74>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0c:	4a18      	ldr	r2, [pc, #96]	@ (8006e70 <prvAddNewTaskToReadyList+0xd4>)
 8006e0e:	6013      	str	r3, [r2, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e14:	4613      	mov	r3, r2
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	4413      	add	r3, r2
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	4a15      	ldr	r2, [pc, #84]	@ (8006e74 <prvAddNewTaskToReadyList+0xd8>)
 8006e1e:	441a      	add	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	3304      	adds	r3, #4
 8006e24:	4619      	mov	r1, r3
 8006e26:	4610      	mov	r0, r2
 8006e28:	f7fe fd67 	bl	80058fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006e2c:	f001 fb34 	bl	8008498 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006e30:	4b0d      	ldr	r3, [pc, #52]	@ (8006e68 <prvAddNewTaskToReadyList+0xcc>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00e      	beq.n	8006e56 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006e38:	4b0a      	ldr	r3, [pc, #40]	@ (8006e64 <prvAddNewTaskToReadyList+0xc8>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d207      	bcs.n	8006e56 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006e46:	4b0c      	ldr	r3, [pc, #48]	@ (8006e78 <prvAddNewTaskToReadyList+0xdc>)
 8006e48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	f3bf 8f4f 	dsb	sy
 8006e52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e56:	bf00      	nop
 8006e58:	3708      	adds	r7, #8
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	200015b0 	.word	0x200015b0
 8006e64:	200010dc 	.word	0x200010dc
 8006e68:	200015bc 	.word	0x200015bc
 8006e6c:	200015cc 	.word	0x200015cc
 8006e70:	200015b8 	.word	0x200015b8
 8006e74:	200010e0 	.word	0x200010e0
 8006e78:	e000ed04 	.word	0xe000ed04

08006e7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b08a      	sub	sp, #40	@ 0x28
 8006e80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e82:	2300      	movs	r3, #0
 8006e84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e86:	2300      	movs	r3, #0
 8006e88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e8a:	463a      	mov	r2, r7
 8006e8c:	1d39      	adds	r1, r7, #4
 8006e8e:	f107 0308 	add.w	r3, r7, #8
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fe fcd0 	bl	8005838 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	9202      	str	r2, [sp, #8]
 8006ea0:	9301      	str	r3, [sp, #4]
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	460a      	mov	r2, r1
 8006eaa:	4926      	ldr	r1, [pc, #152]	@ (8006f44 <vTaskStartScheduler+0xc8>)
 8006eac:	4826      	ldr	r0, [pc, #152]	@ (8006f48 <vTaskStartScheduler+0xcc>)
 8006eae:	f7ff fe1f 	bl	8006af0 <xTaskCreateStatic>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	4a25      	ldr	r2, [pc, #148]	@ (8006f4c <vTaskStartScheduler+0xd0>)
 8006eb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006eb8:	4b24      	ldr	r3, [pc, #144]	@ (8006f4c <vTaskStartScheduler+0xd0>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	617b      	str	r3, [r7, #20]
 8006ec4:	e001      	b.n	8006eca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d102      	bne.n	8006ed6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006ed0:	f000 fe38 	bl	8007b44 <xTimerCreateTimerTask>
 8006ed4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d11d      	bne.n	8006f18 <vTaskStartScheduler+0x9c>
	__asm volatile
 8006edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee0:	b672      	cpsid	i
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	b662      	cpsie	i
 8006ef0:	613b      	str	r3, [r7, #16]
}
 8006ef2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ef4:	4b16      	ldr	r3, [pc, #88]	@ (8006f50 <vTaskStartScheduler+0xd4>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	3354      	adds	r3, #84	@ 0x54
 8006efa:	4a16      	ldr	r2, [pc, #88]	@ (8006f54 <vTaskStartScheduler+0xd8>)
 8006efc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006efe:	4b16      	ldr	r3, [pc, #88]	@ (8006f58 <vTaskStartScheduler+0xdc>)
 8006f00:	f04f 32ff 	mov.w	r2, #4294967295
 8006f04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006f06:	4b15      	ldr	r3, [pc, #84]	@ (8006f5c <vTaskStartScheduler+0xe0>)
 8006f08:	2201      	movs	r2, #1
 8006f0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f0c:	4b14      	ldr	r3, [pc, #80]	@ (8006f60 <vTaskStartScheduler+0xe4>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f12:	f001 fa0d 	bl	8008330 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f16:	e011      	b.n	8006f3c <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d10d      	bne.n	8006f3c <vTaskStartScheduler+0xc0>
	__asm volatile
 8006f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f24:	b672      	cpsid	i
 8006f26:	f383 8811 	msr	BASEPRI, r3
 8006f2a:	f3bf 8f6f 	isb	sy
 8006f2e:	f3bf 8f4f 	dsb	sy
 8006f32:	b662      	cpsie	i
 8006f34:	60fb      	str	r3, [r7, #12]
}
 8006f36:	bf00      	nop
 8006f38:	bf00      	nop
 8006f3a:	e7fd      	b.n	8006f38 <vTaskStartScheduler+0xbc>
}
 8006f3c:	bf00      	nop
 8006f3e:	3718      	adds	r7, #24
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	080094ec 	.word	0x080094ec
 8006f48:	080075b5 	.word	0x080075b5
 8006f4c:	200015d4 	.word	0x200015d4
 8006f50:	200010dc 	.word	0x200010dc
 8006f54:	20000010 	.word	0x20000010
 8006f58:	200015d0 	.word	0x200015d0
 8006f5c:	200015bc 	.word	0x200015bc
 8006f60:	200015b4 	.word	0x200015b4

08006f64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006f68:	4b04      	ldr	r3, [pc, #16]	@ (8006f7c <vTaskSuspendAll+0x18>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	4a03      	ldr	r2, [pc, #12]	@ (8006f7c <vTaskSuspendAll+0x18>)
 8006f70:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006f72:	bf00      	nop
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	200015d8 	.word	0x200015d8

08006f80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f8e:	4b43      	ldr	r3, [pc, #268]	@ (800709c <xTaskResumeAll+0x11c>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10d      	bne.n	8006fb2 <xTaskResumeAll+0x32>
	__asm volatile
 8006f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9a:	b672      	cpsid	i
 8006f9c:	f383 8811 	msr	BASEPRI, r3
 8006fa0:	f3bf 8f6f 	isb	sy
 8006fa4:	f3bf 8f4f 	dsb	sy
 8006fa8:	b662      	cpsie	i
 8006faa:	603b      	str	r3, [r7, #0]
}
 8006fac:	bf00      	nop
 8006fae:	bf00      	nop
 8006fb0:	e7fd      	b.n	8006fae <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006fb2:	f001 fa3b 	bl	800842c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006fb6:	4b39      	ldr	r3, [pc, #228]	@ (800709c <xTaskResumeAll+0x11c>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	4a37      	ldr	r2, [pc, #220]	@ (800709c <xTaskResumeAll+0x11c>)
 8006fbe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fc0:	4b36      	ldr	r3, [pc, #216]	@ (800709c <xTaskResumeAll+0x11c>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d162      	bne.n	800708e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006fc8:	4b35      	ldr	r3, [pc, #212]	@ (80070a0 <xTaskResumeAll+0x120>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d05e      	beq.n	800708e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fd0:	e02f      	b.n	8007032 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fd2:	4b34      	ldr	r3, [pc, #208]	@ (80070a4 <xTaskResumeAll+0x124>)
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	3318      	adds	r3, #24
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7fe fce8 	bl	80059b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7fe fce3 	bl	80059b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80070a8 <xTaskResumeAll+0x128>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d903      	bls.n	8007002 <xTaskResumeAll+0x82>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80070a8 <xTaskResumeAll+0x128>)
 8007000:	6013      	str	r3, [r2, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007006:	4613      	mov	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	4413      	add	r3, r2
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	4a27      	ldr	r2, [pc, #156]	@ (80070ac <xTaskResumeAll+0x12c>)
 8007010:	441a      	add	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	3304      	adds	r3, #4
 8007016:	4619      	mov	r1, r3
 8007018:	4610      	mov	r0, r2
 800701a:	f7fe fc6e 	bl	80058fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007022:	4b23      	ldr	r3, [pc, #140]	@ (80070b0 <xTaskResumeAll+0x130>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007028:	429a      	cmp	r2, r3
 800702a:	d302      	bcc.n	8007032 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 800702c:	4b21      	ldr	r3, [pc, #132]	@ (80070b4 <xTaskResumeAll+0x134>)
 800702e:	2201      	movs	r2, #1
 8007030:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007032:	4b1c      	ldr	r3, [pc, #112]	@ (80070a4 <xTaskResumeAll+0x124>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1cb      	bne.n	8006fd2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007040:	f000 fb76 	bl	8007730 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007044:	4b1c      	ldr	r3, [pc, #112]	@ (80070b8 <xTaskResumeAll+0x138>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d010      	beq.n	8007072 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007050:	f000 f846 	bl	80070e0 <xTaskIncrementTick>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d002      	beq.n	8007060 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 800705a:	4b16      	ldr	r3, [pc, #88]	@ (80070b4 <xTaskResumeAll+0x134>)
 800705c:	2201      	movs	r2, #1
 800705e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3b01      	subs	r3, #1
 8007064:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1f1      	bne.n	8007050 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 800706c:	4b12      	ldr	r3, [pc, #72]	@ (80070b8 <xTaskResumeAll+0x138>)
 800706e:	2200      	movs	r2, #0
 8007070:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007072:	4b10      	ldr	r3, [pc, #64]	@ (80070b4 <xTaskResumeAll+0x134>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d009      	beq.n	800708e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800707a:	2301      	movs	r3, #1
 800707c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800707e:	4b0f      	ldr	r3, [pc, #60]	@ (80070bc <xTaskResumeAll+0x13c>)
 8007080:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800708e:	f001 fa03 	bl	8008498 <vPortExitCritical>

	return xAlreadyYielded;
 8007092:	68bb      	ldr	r3, [r7, #8]
}
 8007094:	4618      	mov	r0, r3
 8007096:	3710      	adds	r7, #16
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}
 800709c:	200015d8 	.word	0x200015d8
 80070a0:	200015b0 	.word	0x200015b0
 80070a4:	20001570 	.word	0x20001570
 80070a8:	200015b8 	.word	0x200015b8
 80070ac:	200010e0 	.word	0x200010e0
 80070b0:	200010dc 	.word	0x200010dc
 80070b4:	200015c4 	.word	0x200015c4
 80070b8:	200015c0 	.word	0x200015c0
 80070bc:	e000ed04 	.word	0xe000ed04

080070c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80070c6:	4b05      	ldr	r3, [pc, #20]	@ (80070dc <xTaskGetTickCount+0x1c>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80070cc:	687b      	ldr	r3, [r7, #4]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	200015b4 	.word	0x200015b4

080070e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80070e6:	2300      	movs	r3, #0
 80070e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070ea:	4b50      	ldr	r3, [pc, #320]	@ (800722c <xTaskIncrementTick+0x14c>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f040 808c 	bne.w	800720c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80070f4:	4b4e      	ldr	r3, [pc, #312]	@ (8007230 <xTaskIncrementTick+0x150>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	3301      	adds	r3, #1
 80070fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80070fc:	4a4c      	ldr	r2, [pc, #304]	@ (8007230 <xTaskIncrementTick+0x150>)
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d123      	bne.n	8007150 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007108:	4b4a      	ldr	r3, [pc, #296]	@ (8007234 <xTaskIncrementTick+0x154>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00d      	beq.n	800712e <xTaskIncrementTick+0x4e>
	__asm volatile
 8007112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007116:	b672      	cpsid	i
 8007118:	f383 8811 	msr	BASEPRI, r3
 800711c:	f3bf 8f6f 	isb	sy
 8007120:	f3bf 8f4f 	dsb	sy
 8007124:	b662      	cpsie	i
 8007126:	603b      	str	r3, [r7, #0]
}
 8007128:	bf00      	nop
 800712a:	bf00      	nop
 800712c:	e7fd      	b.n	800712a <xTaskIncrementTick+0x4a>
 800712e:	4b41      	ldr	r3, [pc, #260]	@ (8007234 <xTaskIncrementTick+0x154>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	4b40      	ldr	r3, [pc, #256]	@ (8007238 <xTaskIncrementTick+0x158>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a3e      	ldr	r2, [pc, #248]	@ (8007234 <xTaskIncrementTick+0x154>)
 800713a:	6013      	str	r3, [r2, #0]
 800713c:	4a3e      	ldr	r2, [pc, #248]	@ (8007238 <xTaskIncrementTick+0x158>)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6013      	str	r3, [r2, #0]
 8007142:	4b3e      	ldr	r3, [pc, #248]	@ (800723c <xTaskIncrementTick+0x15c>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	3301      	adds	r3, #1
 8007148:	4a3c      	ldr	r2, [pc, #240]	@ (800723c <xTaskIncrementTick+0x15c>)
 800714a:	6013      	str	r3, [r2, #0]
 800714c:	f000 faf0 	bl	8007730 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007150:	4b3b      	ldr	r3, [pc, #236]	@ (8007240 <xTaskIncrementTick+0x160>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	429a      	cmp	r2, r3
 8007158:	d349      	bcc.n	80071ee <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800715a:	4b36      	ldr	r3, [pc, #216]	@ (8007234 <xTaskIncrementTick+0x154>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d104      	bne.n	800716e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007164:	4b36      	ldr	r3, [pc, #216]	@ (8007240 <xTaskIncrementTick+0x160>)
 8007166:	f04f 32ff 	mov.w	r2, #4294967295
 800716a:	601a      	str	r2, [r3, #0]
					break;
 800716c:	e03f      	b.n	80071ee <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800716e:	4b31      	ldr	r3, [pc, #196]	@ (8007234 <xTaskIncrementTick+0x154>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800717e:	693a      	ldr	r2, [r7, #16]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	429a      	cmp	r2, r3
 8007184:	d203      	bcs.n	800718e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007186:	4a2e      	ldr	r2, [pc, #184]	@ (8007240 <xTaskIncrementTick+0x160>)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800718c:	e02f      	b.n	80071ee <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	3304      	adds	r3, #4
 8007192:	4618      	mov	r0, r3
 8007194:	f7fe fc0e 	bl	80059b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719c:	2b00      	cmp	r3, #0
 800719e:	d004      	beq.n	80071aa <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	3318      	adds	r3, #24
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fe fc05 	bl	80059b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ae:	4b25      	ldr	r3, [pc, #148]	@ (8007244 <xTaskIncrementTick+0x164>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d903      	bls.n	80071be <xTaskIncrementTick+0xde>
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ba:	4a22      	ldr	r2, [pc, #136]	@ (8007244 <xTaskIncrementTick+0x164>)
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c2:	4613      	mov	r3, r2
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	4413      	add	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4a1f      	ldr	r2, [pc, #124]	@ (8007248 <xTaskIncrementTick+0x168>)
 80071cc:	441a      	add	r2, r3
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	3304      	adds	r3, #4
 80071d2:	4619      	mov	r1, r3
 80071d4:	4610      	mov	r0, r2
 80071d6:	f7fe fb90 	bl	80058fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071de:	4b1b      	ldr	r3, [pc, #108]	@ (800724c <xTaskIncrementTick+0x16c>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d3b8      	bcc.n	800715a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80071e8:	2301      	movs	r3, #1
 80071ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071ec:	e7b5      	b.n	800715a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80071ee:	4b17      	ldr	r3, [pc, #92]	@ (800724c <xTaskIncrementTick+0x16c>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071f4:	4914      	ldr	r1, [pc, #80]	@ (8007248 <xTaskIncrementTick+0x168>)
 80071f6:	4613      	mov	r3, r2
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	4413      	add	r3, r2
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	440b      	add	r3, r1
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d907      	bls.n	8007216 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007206:	2301      	movs	r3, #1
 8007208:	617b      	str	r3, [r7, #20]
 800720a:	e004      	b.n	8007216 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800720c:	4b10      	ldr	r3, [pc, #64]	@ (8007250 <xTaskIncrementTick+0x170>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	3301      	adds	r3, #1
 8007212:	4a0f      	ldr	r2, [pc, #60]	@ (8007250 <xTaskIncrementTick+0x170>)
 8007214:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007216:	4b0f      	ldr	r3, [pc, #60]	@ (8007254 <xTaskIncrementTick+0x174>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d001      	beq.n	8007222 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800721e:	2301      	movs	r3, #1
 8007220:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007222:	697b      	ldr	r3, [r7, #20]
}
 8007224:	4618      	mov	r0, r3
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	200015d8 	.word	0x200015d8
 8007230:	200015b4 	.word	0x200015b4
 8007234:	20001568 	.word	0x20001568
 8007238:	2000156c 	.word	0x2000156c
 800723c:	200015c8 	.word	0x200015c8
 8007240:	200015d0 	.word	0x200015d0
 8007244:	200015b8 	.word	0x200015b8
 8007248:	200010e0 	.word	0x200010e0
 800724c:	200010dc 	.word	0x200010dc
 8007250:	200015c0 	.word	0x200015c0
 8007254:	200015c4 	.word	0x200015c4

08007258 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800725e:	4b2c      	ldr	r3, [pc, #176]	@ (8007310 <vTaskSwitchContext+0xb8>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007266:	4b2b      	ldr	r3, [pc, #172]	@ (8007314 <vTaskSwitchContext+0xbc>)
 8007268:	2201      	movs	r2, #1
 800726a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800726c:	e049      	b.n	8007302 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 800726e:	4b29      	ldr	r3, [pc, #164]	@ (8007314 <vTaskSwitchContext+0xbc>)
 8007270:	2200      	movs	r2, #0
 8007272:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007274:	4b28      	ldr	r3, [pc, #160]	@ (8007318 <vTaskSwitchContext+0xc0>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	60fb      	str	r3, [r7, #12]
 800727a:	e013      	b.n	80072a4 <vTaskSwitchContext+0x4c>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10d      	bne.n	800729e <vTaskSwitchContext+0x46>
	__asm volatile
 8007282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007286:	b672      	cpsid	i
 8007288:	f383 8811 	msr	BASEPRI, r3
 800728c:	f3bf 8f6f 	isb	sy
 8007290:	f3bf 8f4f 	dsb	sy
 8007294:	b662      	cpsie	i
 8007296:	607b      	str	r3, [r7, #4]
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	e7fd      	b.n	800729a <vTaskSwitchContext+0x42>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	3b01      	subs	r3, #1
 80072a2:	60fb      	str	r3, [r7, #12]
 80072a4:	491d      	ldr	r1, [pc, #116]	@ (800731c <vTaskSwitchContext+0xc4>)
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	4613      	mov	r3, r2
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	4413      	add	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	440b      	add	r3, r1
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0e1      	beq.n	800727c <vTaskSwitchContext+0x24>
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	4613      	mov	r3, r2
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4413      	add	r3, r2
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4a16      	ldr	r2, [pc, #88]	@ (800731c <vTaskSwitchContext+0xc4>)
 80072c4:	4413      	add	r3, r2
 80072c6:	60bb      	str	r3, [r7, #8]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	685a      	ldr	r2, [r3, #4]
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	605a      	str	r2, [r3, #4]
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	3308      	adds	r3, #8
 80072da:	429a      	cmp	r2, r3
 80072dc:	d104      	bne.n	80072e8 <vTaskSwitchContext+0x90>
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	605a      	str	r2, [r3, #4]
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007320 <vTaskSwitchContext+0xc8>)
 80072f0:	6013      	str	r3, [r2, #0]
 80072f2:	4a09      	ldr	r2, [pc, #36]	@ (8007318 <vTaskSwitchContext+0xc0>)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80072f8:	4b09      	ldr	r3, [pc, #36]	@ (8007320 <vTaskSwitchContext+0xc8>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	3354      	adds	r3, #84	@ 0x54
 80072fe:	4a09      	ldr	r2, [pc, #36]	@ (8007324 <vTaskSwitchContext+0xcc>)
 8007300:	6013      	str	r3, [r2, #0]
}
 8007302:	bf00      	nop
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	200015d8 	.word	0x200015d8
 8007314:	200015c4 	.word	0x200015c4
 8007318:	200015b8 	.word	0x200015b8
 800731c:	200010e0 	.word	0x200010e0
 8007320:	200010dc 	.word	0x200010dc
 8007324:	20000010 	.word	0x20000010

08007328 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10d      	bne.n	8007354 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800733c:	b672      	cpsid	i
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	b662      	cpsie	i
 800734c:	60fb      	str	r3, [r7, #12]
}
 800734e:	bf00      	nop
 8007350:	bf00      	nop
 8007352:	e7fd      	b.n	8007350 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007354:	4b07      	ldr	r3, [pc, #28]	@ (8007374 <vTaskPlaceOnEventList+0x4c>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3318      	adds	r3, #24
 800735a:	4619      	mov	r1, r3
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f7fe faf0 	bl	8005942 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007362:	2101      	movs	r1, #1
 8007364:	6838      	ldr	r0, [r7, #0]
 8007366:	f000 fb99 	bl	8007a9c <prvAddCurrentTaskToDelayedList>
}
 800736a:	bf00      	nop
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	200010dc 	.word	0x200010dc

08007378 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d10d      	bne.n	80073a6 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800738a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738e:	b672      	cpsid	i
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	b662      	cpsie	i
 800739e:	617b      	str	r3, [r7, #20]
}
 80073a0:	bf00      	nop
 80073a2:	bf00      	nop
 80073a4:	e7fd      	b.n	80073a2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80073a6:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <vTaskPlaceOnEventListRestricted+0x58>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	3318      	adds	r3, #24
 80073ac:	4619      	mov	r1, r3
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f7fe faa3 	bl	80058fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d002      	beq.n	80073c0 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80073ba:	f04f 33ff 	mov.w	r3, #4294967295
 80073be:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073c0:	6879      	ldr	r1, [r7, #4]
 80073c2:	68b8      	ldr	r0, [r7, #8]
 80073c4:	f000 fb6a 	bl	8007a9c <prvAddCurrentTaskToDelayedList>
	}
 80073c8:	bf00      	nop
 80073ca:	3718      	adds	r7, #24
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	200010dc 	.word	0x200010dc

080073d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b086      	sub	sp, #24
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d10d      	bne.n	8007406 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ee:	b672      	cpsid	i
 80073f0:	f383 8811 	msr	BASEPRI, r3
 80073f4:	f3bf 8f6f 	isb	sy
 80073f8:	f3bf 8f4f 	dsb	sy
 80073fc:	b662      	cpsie	i
 80073fe:	60fb      	str	r3, [r7, #12]
}
 8007400:	bf00      	nop
 8007402:	bf00      	nop
 8007404:	e7fd      	b.n	8007402 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	3318      	adds	r3, #24
 800740a:	4618      	mov	r0, r3
 800740c:	f7fe fad2 	bl	80059b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007410:	4b1d      	ldr	r3, [pc, #116]	@ (8007488 <xTaskRemoveFromEventList+0xb4>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d11d      	bne.n	8007454 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	3304      	adds	r3, #4
 800741c:	4618      	mov	r0, r3
 800741e:	f7fe fac9 	bl	80059b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007426:	4b19      	ldr	r3, [pc, #100]	@ (800748c <xTaskRemoveFromEventList+0xb8>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d903      	bls.n	8007436 <xTaskRemoveFromEventList+0x62>
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007432:	4a16      	ldr	r2, [pc, #88]	@ (800748c <xTaskRemoveFromEventList+0xb8>)
 8007434:	6013      	str	r3, [r2, #0]
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800743a:	4613      	mov	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	4a13      	ldr	r2, [pc, #76]	@ (8007490 <xTaskRemoveFromEventList+0xbc>)
 8007444:	441a      	add	r2, r3
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	3304      	adds	r3, #4
 800744a:	4619      	mov	r1, r3
 800744c:	4610      	mov	r0, r2
 800744e:	f7fe fa54 	bl	80058fa <vListInsertEnd>
 8007452:	e005      	b.n	8007460 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	3318      	adds	r3, #24
 8007458:	4619      	mov	r1, r3
 800745a:	480e      	ldr	r0, [pc, #56]	@ (8007494 <xTaskRemoveFromEventList+0xc0>)
 800745c:	f7fe fa4d 	bl	80058fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007464:	4b0c      	ldr	r3, [pc, #48]	@ (8007498 <xTaskRemoveFromEventList+0xc4>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800746a:	429a      	cmp	r2, r3
 800746c:	d905      	bls.n	800747a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800746e:	2301      	movs	r3, #1
 8007470:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007472:	4b0a      	ldr	r3, [pc, #40]	@ (800749c <xTaskRemoveFromEventList+0xc8>)
 8007474:	2201      	movs	r2, #1
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	e001      	b.n	800747e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800747a:	2300      	movs	r3, #0
 800747c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800747e:	697b      	ldr	r3, [r7, #20]
}
 8007480:	4618      	mov	r0, r3
 8007482:	3718      	adds	r7, #24
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	200015d8 	.word	0x200015d8
 800748c:	200015b8 	.word	0x200015b8
 8007490:	200010e0 	.word	0x200010e0
 8007494:	20001570 	.word	0x20001570
 8007498:	200010dc 	.word	0x200010dc
 800749c:	200015c4 	.word	0x200015c4

080074a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80074a8:	4b06      	ldr	r3, [pc, #24]	@ (80074c4 <vTaskInternalSetTimeOutState+0x24>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80074b0:	4b05      	ldr	r3, [pc, #20]	@ (80074c8 <vTaskInternalSetTimeOutState+0x28>)
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	605a      	str	r2, [r3, #4]
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr
 80074c4:	200015c8 	.word	0x200015c8
 80074c8:	200015b4 	.word	0x200015b4

080074cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b088      	sub	sp, #32
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10d      	bne.n	80074f8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e0:	b672      	cpsid	i
 80074e2:	f383 8811 	msr	BASEPRI, r3
 80074e6:	f3bf 8f6f 	isb	sy
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	b662      	cpsie	i
 80074f0:	613b      	str	r3, [r7, #16]
}
 80074f2:	bf00      	nop
 80074f4:	bf00      	nop
 80074f6:	e7fd      	b.n	80074f4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10d      	bne.n	800751a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007502:	b672      	cpsid	i
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	b662      	cpsie	i
 8007512:	60fb      	str	r3, [r7, #12]
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop
 8007518:	e7fd      	b.n	8007516 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800751a:	f000 ff87 	bl	800842c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800751e:	4b1d      	ldr	r3, [pc, #116]	@ (8007594 <xTaskCheckForTimeOut+0xc8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007536:	d102      	bne.n	800753e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007538:	2300      	movs	r3, #0
 800753a:	61fb      	str	r3, [r7, #28]
 800753c:	e023      	b.n	8007586 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	4b15      	ldr	r3, [pc, #84]	@ (8007598 <xTaskCheckForTimeOut+0xcc>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d007      	beq.n	800755a <xTaskCheckForTimeOut+0x8e>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	429a      	cmp	r2, r3
 8007552:	d302      	bcc.n	800755a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007554:	2301      	movs	r3, #1
 8007556:	61fb      	str	r3, [r7, #28]
 8007558:	e015      	b.n	8007586 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	429a      	cmp	r2, r3
 8007562:	d20b      	bcs.n	800757c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	1ad2      	subs	r2, r2, r3
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7ff ff95 	bl	80074a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007576:	2300      	movs	r3, #0
 8007578:	61fb      	str	r3, [r7, #28]
 800757a:	e004      	b.n	8007586 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2200      	movs	r2, #0
 8007580:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007582:	2301      	movs	r3, #1
 8007584:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007586:	f000 ff87 	bl	8008498 <vPortExitCritical>

	return xReturn;
 800758a:	69fb      	ldr	r3, [r7, #28]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3720      	adds	r7, #32
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	200015b4 	.word	0x200015b4
 8007598:	200015c8 	.word	0x200015c8

0800759c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800759c:	b480      	push	{r7}
 800759e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80075a0:	4b03      	ldr	r3, [pc, #12]	@ (80075b0 <vTaskMissedYield+0x14>)
 80075a2:	2201      	movs	r2, #1
 80075a4:	601a      	str	r2, [r3, #0]
}
 80075a6:	bf00      	nop
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	200015c4 	.word	0x200015c4

080075b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b082      	sub	sp, #8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80075bc:	f000 f852 	bl	8007664 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80075c0:	4b06      	ldr	r3, [pc, #24]	@ (80075dc <prvIdleTask+0x28>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d9f9      	bls.n	80075bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80075c8:	4b05      	ldr	r3, [pc, #20]	@ (80075e0 <prvIdleTask+0x2c>)
 80075ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075ce:	601a      	str	r2, [r3, #0]
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80075d8:	e7f0      	b.n	80075bc <prvIdleTask+0x8>
 80075da:	bf00      	nop
 80075dc:	200010e0 	.word	0x200010e0
 80075e0:	e000ed04 	.word	0xe000ed04

080075e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075ea:	2300      	movs	r3, #0
 80075ec:	607b      	str	r3, [r7, #4]
 80075ee:	e00c      	b.n	800760a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	4613      	mov	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	4413      	add	r3, r2
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4a12      	ldr	r2, [pc, #72]	@ (8007644 <prvInitialiseTaskLists+0x60>)
 80075fc:	4413      	add	r3, r2
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fe f94e 	bl	80058a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3301      	adds	r3, #1
 8007608:	607b      	str	r3, [r7, #4]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b37      	cmp	r3, #55	@ 0x37
 800760e:	d9ef      	bls.n	80075f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007610:	480d      	ldr	r0, [pc, #52]	@ (8007648 <prvInitialiseTaskLists+0x64>)
 8007612:	f7fe f945 	bl	80058a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007616:	480d      	ldr	r0, [pc, #52]	@ (800764c <prvInitialiseTaskLists+0x68>)
 8007618:	f7fe f942 	bl	80058a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800761c:	480c      	ldr	r0, [pc, #48]	@ (8007650 <prvInitialiseTaskLists+0x6c>)
 800761e:	f7fe f93f 	bl	80058a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007622:	480c      	ldr	r0, [pc, #48]	@ (8007654 <prvInitialiseTaskLists+0x70>)
 8007624:	f7fe f93c 	bl	80058a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007628:	480b      	ldr	r0, [pc, #44]	@ (8007658 <prvInitialiseTaskLists+0x74>)
 800762a:	f7fe f939 	bl	80058a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800762e:	4b0b      	ldr	r3, [pc, #44]	@ (800765c <prvInitialiseTaskLists+0x78>)
 8007630:	4a05      	ldr	r2, [pc, #20]	@ (8007648 <prvInitialiseTaskLists+0x64>)
 8007632:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007634:	4b0a      	ldr	r3, [pc, #40]	@ (8007660 <prvInitialiseTaskLists+0x7c>)
 8007636:	4a05      	ldr	r2, [pc, #20]	@ (800764c <prvInitialiseTaskLists+0x68>)
 8007638:	601a      	str	r2, [r3, #0]
}
 800763a:	bf00      	nop
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	200010e0 	.word	0x200010e0
 8007648:	20001540 	.word	0x20001540
 800764c:	20001554 	.word	0x20001554
 8007650:	20001570 	.word	0x20001570
 8007654:	20001584 	.word	0x20001584
 8007658:	2000159c 	.word	0x2000159c
 800765c:	20001568 	.word	0x20001568
 8007660:	2000156c 	.word	0x2000156c

08007664 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800766a:	e019      	b.n	80076a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800766c:	f000 fede 	bl	800842c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007670:	4b10      	ldr	r3, [pc, #64]	@ (80076b4 <prvCheckTasksWaitingTermination+0x50>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	3304      	adds	r3, #4
 800767c:	4618      	mov	r0, r3
 800767e:	f7fe f999 	bl	80059b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007682:	4b0d      	ldr	r3, [pc, #52]	@ (80076b8 <prvCheckTasksWaitingTermination+0x54>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3b01      	subs	r3, #1
 8007688:	4a0b      	ldr	r2, [pc, #44]	@ (80076b8 <prvCheckTasksWaitingTermination+0x54>)
 800768a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800768c:	4b0b      	ldr	r3, [pc, #44]	@ (80076bc <prvCheckTasksWaitingTermination+0x58>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3b01      	subs	r3, #1
 8007692:	4a0a      	ldr	r2, [pc, #40]	@ (80076bc <prvCheckTasksWaitingTermination+0x58>)
 8007694:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007696:	f000 feff 	bl	8008498 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f810 	bl	80076c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076a0:	4b06      	ldr	r3, [pc, #24]	@ (80076bc <prvCheckTasksWaitingTermination+0x58>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1e1      	bne.n	800766c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80076a8:	bf00      	nop
 80076aa:	bf00      	nop
 80076ac:	3708      	adds	r7, #8
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	20001584 	.word	0x20001584
 80076b8:	200015b0 	.word	0x200015b0
 80076bc:	20001598 	.word	0x20001598

080076c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3354      	adds	r3, #84	@ 0x54
 80076cc:	4618      	mov	r0, r3
 80076ce:	f001 fa01 	bl	8008ad4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d108      	bne.n	80076ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e0:	4618      	mov	r0, r3
 80076e2:	f001 f89f 	bl	8008824 <vPortFree>
				vPortFree( pxTCB );
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f001 f89c 	bl	8008824 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076ec:	e01b      	b.n	8007726 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d103      	bne.n	8007700 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f001 f893 	bl	8008824 <vPortFree>
	}
 80076fe:	e012      	b.n	8007726 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007706:	2b02      	cmp	r3, #2
 8007708:	d00d      	beq.n	8007726 <prvDeleteTCB+0x66>
	__asm volatile
 800770a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800770e:	b672      	cpsid	i
 8007710:	f383 8811 	msr	BASEPRI, r3
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	f3bf 8f4f 	dsb	sy
 800771c:	b662      	cpsie	i
 800771e:	60fb      	str	r3, [r7, #12]
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <prvDeleteTCB+0x62>
	}
 8007726:	bf00      	nop
 8007728:	3710      	adds	r7, #16
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007736:	4b0c      	ldr	r3, [pc, #48]	@ (8007768 <prvResetNextTaskUnblockTime+0x38>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d104      	bne.n	800774a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007740:	4b0a      	ldr	r3, [pc, #40]	@ (800776c <prvResetNextTaskUnblockTime+0x3c>)
 8007742:	f04f 32ff 	mov.w	r2, #4294967295
 8007746:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007748:	e008      	b.n	800775c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800774a:	4b07      	ldr	r3, [pc, #28]	@ (8007768 <prvResetNextTaskUnblockTime+0x38>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	4a04      	ldr	r2, [pc, #16]	@ (800776c <prvResetNextTaskUnblockTime+0x3c>)
 800775a:	6013      	str	r3, [r2, #0]
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	20001568 	.word	0x20001568
 800776c:	200015d0 	.word	0x200015d0

08007770 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007776:	4b0b      	ldr	r3, [pc, #44]	@ (80077a4 <xTaskGetSchedulerState+0x34>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d102      	bne.n	8007784 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800777e:	2301      	movs	r3, #1
 8007780:	607b      	str	r3, [r7, #4]
 8007782:	e008      	b.n	8007796 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007784:	4b08      	ldr	r3, [pc, #32]	@ (80077a8 <xTaskGetSchedulerState+0x38>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d102      	bne.n	8007792 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800778c:	2302      	movs	r3, #2
 800778e:	607b      	str	r3, [r7, #4]
 8007790:	e001      	b.n	8007796 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007792:	2300      	movs	r3, #0
 8007794:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007796:	687b      	ldr	r3, [r7, #4]
	}
 8007798:	4618      	mov	r0, r3
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr
 80077a4:	200015bc 	.word	0x200015bc
 80077a8:	200015d8 	.word	0x200015d8

080077ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80077b8:	2300      	movs	r3, #0
 80077ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d051      	beq.n	8007866 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c6:	4b2a      	ldr	r3, [pc, #168]	@ (8007870 <xTaskPriorityInherit+0xc4>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d241      	bcs.n	8007854 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	699b      	ldr	r3, [r3, #24]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	db06      	blt.n	80077e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077d8:	4b25      	ldr	r3, [pc, #148]	@ (8007870 <xTaskPriorityInherit+0xc4>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	6959      	ldr	r1, [r3, #20]
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ee:	4613      	mov	r3, r2
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	4413      	add	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4a1f      	ldr	r2, [pc, #124]	@ (8007874 <xTaskPriorityInherit+0xc8>)
 80077f8:	4413      	add	r3, r2
 80077fa:	4299      	cmp	r1, r3
 80077fc:	d122      	bne.n	8007844 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	3304      	adds	r3, #4
 8007802:	4618      	mov	r0, r3
 8007804:	f7fe f8d6 	bl	80059b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007808:	4b19      	ldr	r3, [pc, #100]	@ (8007870 <xTaskPriorityInherit+0xc4>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007816:	4b18      	ldr	r3, [pc, #96]	@ (8007878 <xTaskPriorityInherit+0xcc>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	429a      	cmp	r2, r3
 800781c:	d903      	bls.n	8007826 <xTaskPriorityInherit+0x7a>
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007822:	4a15      	ldr	r2, [pc, #84]	@ (8007878 <xTaskPriorityInherit+0xcc>)
 8007824:	6013      	str	r3, [r2, #0]
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800782a:	4613      	mov	r3, r2
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4413      	add	r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	4a10      	ldr	r2, [pc, #64]	@ (8007874 <xTaskPriorityInherit+0xc8>)
 8007834:	441a      	add	r2, r3
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	3304      	adds	r3, #4
 800783a:	4619      	mov	r1, r3
 800783c:	4610      	mov	r0, r2
 800783e:	f7fe f85c 	bl	80058fa <vListInsertEnd>
 8007842:	e004      	b.n	800784e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007844:	4b0a      	ldr	r3, [pc, #40]	@ (8007870 <xTaskPriorityInherit+0xc4>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800784e:	2301      	movs	r3, #1
 8007850:	60fb      	str	r3, [r7, #12]
 8007852:	e008      	b.n	8007866 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007858:	4b05      	ldr	r3, [pc, #20]	@ (8007870 <xTaskPriorityInherit+0xc4>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800785e:	429a      	cmp	r2, r3
 8007860:	d201      	bcs.n	8007866 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007862:	2301      	movs	r3, #1
 8007864:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007866:	68fb      	ldr	r3, [r7, #12]
	}
 8007868:	4618      	mov	r0, r3
 800786a:	3710      	adds	r7, #16
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	200010dc 	.word	0x200010dc
 8007874:	200010e0 	.word	0x200010e0
 8007878:	200015b8 	.word	0x200015b8

0800787c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007888:	2300      	movs	r3, #0
 800788a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d05c      	beq.n	800794c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007892:	4b31      	ldr	r3, [pc, #196]	@ (8007958 <xTaskPriorityDisinherit+0xdc>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	429a      	cmp	r2, r3
 800789a:	d00d      	beq.n	80078b8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800789c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a0:	b672      	cpsid	i
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	b662      	cpsie	i
 80078b0:	60fb      	str	r3, [r7, #12]
}
 80078b2:	bf00      	nop
 80078b4:	bf00      	nop
 80078b6:	e7fd      	b.n	80078b4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10d      	bne.n	80078dc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c4:	b672      	cpsid	i
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	b662      	cpsie	i
 80078d4:	60bb      	str	r3, [r7, #8]
}
 80078d6:	bf00      	nop
 80078d8:	bf00      	nop
 80078da:	e7fd      	b.n	80078d8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078e0:	1e5a      	subs	r2, r3, #1
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d02c      	beq.n	800794c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d128      	bne.n	800794c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	3304      	adds	r3, #4
 80078fe:	4618      	mov	r0, r3
 8007900:	f7fe f858 	bl	80059b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007910:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800791c:	4b0f      	ldr	r3, [pc, #60]	@ (800795c <xTaskPriorityDisinherit+0xe0>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	429a      	cmp	r2, r3
 8007922:	d903      	bls.n	800792c <xTaskPriorityDisinherit+0xb0>
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007928:	4a0c      	ldr	r2, [pc, #48]	@ (800795c <xTaskPriorityDisinherit+0xe0>)
 800792a:	6013      	str	r3, [r2, #0]
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007930:	4613      	mov	r3, r2
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	4413      	add	r3, r2
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4a09      	ldr	r2, [pc, #36]	@ (8007960 <xTaskPriorityDisinherit+0xe4>)
 800793a:	441a      	add	r2, r3
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	3304      	adds	r3, #4
 8007940:	4619      	mov	r1, r3
 8007942:	4610      	mov	r0, r2
 8007944:	f7fd ffd9 	bl	80058fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007948:	2301      	movs	r3, #1
 800794a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800794c:	697b      	ldr	r3, [r7, #20]
	}
 800794e:	4618      	mov	r0, r3
 8007950:	3718      	adds	r7, #24
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	200010dc 	.word	0x200010dc
 800795c:	200015b8 	.word	0x200015b8
 8007960:	200010e0 	.word	0x200010e0

08007964 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007964:	b580      	push	{r7, lr}
 8007966:	b088      	sub	sp, #32
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007972:	2301      	movs	r3, #1
 8007974:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d070      	beq.n	8007a5e <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10d      	bne.n	80079a0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	b672      	cpsid	i
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	b662      	cpsie	i
 8007998:	60fb      	str	r3, [r7, #12]
}
 800799a:	bf00      	nop
 800799c:	bf00      	nop
 800799e:	e7fd      	b.n	800799c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079a4:	683a      	ldr	r2, [r7, #0]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d902      	bls.n	80079b0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	61fb      	str	r3, [r7, #28]
 80079ae:	e002      	b.n	80079b6 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079b4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ba:	69fa      	ldr	r2, [r7, #28]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d04e      	beq.n	8007a5e <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d149      	bne.n	8007a5e <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80079ca:	4b27      	ldr	r3, [pc, #156]	@ (8007a68 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d10d      	bne.n	80079f0 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 80079d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d8:	b672      	cpsid	i
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	b662      	cpsie	i
 80079e8:	60bb      	str	r3, [r7, #8]
}
 80079ea:	bf00      	nop
 80079ec:	bf00      	nop
 80079ee:	e7fd      	b.n	80079ec <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	69fa      	ldr	r2, [r7, #28]
 80079fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	db04      	blt.n	8007a0e <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	6959      	ldr	r1, [r3, #20]
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	4613      	mov	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4a13      	ldr	r2, [pc, #76]	@ (8007a6c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007a1e:	4413      	add	r3, r2
 8007a20:	4299      	cmp	r1, r3
 8007a22:	d11c      	bne.n	8007a5e <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	3304      	adds	r3, #4
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7fd ffc3 	bl	80059b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007a2e:	69bb      	ldr	r3, [r7, #24]
 8007a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a32:	4b0f      	ldr	r3, [pc, #60]	@ (8007a70 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d903      	bls.n	8007a42 <vTaskPriorityDisinheritAfterTimeout+0xde>
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8007a70 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a46:	4613      	mov	r3, r2
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	4413      	add	r3, r2
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	4a07      	ldr	r2, [pc, #28]	@ (8007a6c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007a50:	441a      	add	r2, r3
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	3304      	adds	r3, #4
 8007a56:	4619      	mov	r1, r3
 8007a58:	4610      	mov	r0, r2
 8007a5a:	f7fd ff4e 	bl	80058fa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a5e:	bf00      	nop
 8007a60:	3720      	adds	r7, #32
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	200010dc 	.word	0x200010dc
 8007a6c:	200010e0 	.word	0x200010e0
 8007a70:	200015b8 	.word	0x200015b8

08007a74 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007a74:	b480      	push	{r7}
 8007a76:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007a78:	4b07      	ldr	r3, [pc, #28]	@ (8007a98 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d004      	beq.n	8007a8a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007a80:	4b05      	ldr	r3, [pc, #20]	@ (8007a98 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a86:	3201      	adds	r2, #1
 8007a88:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007a8a:	4b03      	ldr	r3, [pc, #12]	@ (8007a98 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
	}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	200010dc 	.word	0x200010dc

08007a9c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007aa6:	4b21      	ldr	r3, [pc, #132]	@ (8007b2c <prvAddCurrentTaskToDelayedList+0x90>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007aac:	4b20      	ldr	r3, [pc, #128]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	3304      	adds	r3, #4
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7fd ff7e 	bl	80059b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007abe:	d10a      	bne.n	8007ad6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d007      	beq.n	8007ad6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4619      	mov	r1, r3
 8007ace:	4819      	ldr	r0, [pc, #100]	@ (8007b34 <prvAddCurrentTaskToDelayedList+0x98>)
 8007ad0:	f7fd ff13 	bl	80058fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007ad4:	e026      	b.n	8007b24 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4413      	add	r3, r2
 8007adc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ade:	4b14      	ldr	r3, [pc, #80]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ae6:	68ba      	ldr	r2, [r7, #8]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d209      	bcs.n	8007b02 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007aee:	4b12      	ldr	r3, [pc, #72]	@ (8007b38 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	4b0f      	ldr	r3, [pc, #60]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	3304      	adds	r3, #4
 8007af8:	4619      	mov	r1, r3
 8007afa:	4610      	mov	r0, r2
 8007afc:	f7fd ff21 	bl	8005942 <vListInsert>
}
 8007b00:	e010      	b.n	8007b24 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b02:	4b0e      	ldr	r3, [pc, #56]	@ (8007b3c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	4b0a      	ldr	r3, [pc, #40]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3304      	adds	r3, #4
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4610      	mov	r0, r2
 8007b10:	f7fd ff17 	bl	8005942 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007b14:	4b0a      	ldr	r3, [pc, #40]	@ (8007b40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	68ba      	ldr	r2, [r7, #8]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d202      	bcs.n	8007b24 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007b1e:	4a08      	ldr	r2, [pc, #32]	@ (8007b40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	6013      	str	r3, [r2, #0]
}
 8007b24:	bf00      	nop
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	200015b4 	.word	0x200015b4
 8007b30:	200010dc 	.word	0x200010dc
 8007b34:	2000159c 	.word	0x2000159c
 8007b38:	2000156c 	.word	0x2000156c
 8007b3c:	20001568 	.word	0x20001568
 8007b40:	200015d0 	.word	0x200015d0

08007b44 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b08a      	sub	sp, #40	@ 0x28
 8007b48:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b4e:	f000 fb21 	bl	8008194 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b52:	4b1e      	ldr	r3, [pc, #120]	@ (8007bcc <xTimerCreateTimerTask+0x88>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d021      	beq.n	8007b9e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b62:	1d3a      	adds	r2, r7, #4
 8007b64:	f107 0108 	add.w	r1, r7, #8
 8007b68:	f107 030c 	add.w	r3, r7, #12
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f7fd fe7d 	bl	800586c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b72:	6879      	ldr	r1, [r7, #4]
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	9202      	str	r2, [sp, #8]
 8007b7a:	9301      	str	r3, [sp, #4]
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	2300      	movs	r3, #0
 8007b82:	460a      	mov	r2, r1
 8007b84:	4912      	ldr	r1, [pc, #72]	@ (8007bd0 <xTimerCreateTimerTask+0x8c>)
 8007b86:	4813      	ldr	r0, [pc, #76]	@ (8007bd4 <xTimerCreateTimerTask+0x90>)
 8007b88:	f7fe ffb2 	bl	8006af0 <xTaskCreateStatic>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	4a12      	ldr	r2, [pc, #72]	@ (8007bd8 <xTimerCreateTimerTask+0x94>)
 8007b90:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b92:	4b11      	ldr	r3, [pc, #68]	@ (8007bd8 <xTimerCreateTimerTask+0x94>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d001      	beq.n	8007b9e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10d      	bne.n	8007bc0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba8:	b672      	cpsid	i
 8007baa:	f383 8811 	msr	BASEPRI, r3
 8007bae:	f3bf 8f6f 	isb	sy
 8007bb2:	f3bf 8f4f 	dsb	sy
 8007bb6:	b662      	cpsie	i
 8007bb8:	613b      	str	r3, [r7, #16]
}
 8007bba:	bf00      	nop
 8007bbc:	bf00      	nop
 8007bbe:	e7fd      	b.n	8007bbc <xTimerCreateTimerTask+0x78>
	return xReturn;
 8007bc0:	697b      	ldr	r3, [r7, #20]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3718      	adds	r7, #24
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	2000160c 	.word	0x2000160c
 8007bd0:	080094f4 	.word	0x080094f4
 8007bd4:	08007d1d 	.word	0x08007d1d
 8007bd8:	20001610 	.word	0x20001610

08007bdc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b08a      	sub	sp, #40	@ 0x28
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	607a      	str	r2, [r7, #4]
 8007be8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007bea:	2300      	movs	r3, #0
 8007bec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d10d      	bne.n	8007c10 <xTimerGenericCommand+0x34>
	__asm volatile
 8007bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf8:	b672      	cpsid	i
 8007bfa:	f383 8811 	msr	BASEPRI, r3
 8007bfe:	f3bf 8f6f 	isb	sy
 8007c02:	f3bf 8f4f 	dsb	sy
 8007c06:	b662      	cpsie	i
 8007c08:	623b      	str	r3, [r7, #32]
}
 8007c0a:	bf00      	nop
 8007c0c:	bf00      	nop
 8007c0e:	e7fd      	b.n	8007c0c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007c10:	4b19      	ldr	r3, [pc, #100]	@ (8007c78 <xTimerGenericCommand+0x9c>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d02a      	beq.n	8007c6e <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2b05      	cmp	r3, #5
 8007c28:	dc18      	bgt.n	8007c5c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007c2a:	f7ff fda1 	bl	8007770 <xTaskGetSchedulerState>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b02      	cmp	r3, #2
 8007c32:	d109      	bne.n	8007c48 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007c34:	4b10      	ldr	r3, [pc, #64]	@ (8007c78 <xTimerGenericCommand+0x9c>)
 8007c36:	6818      	ldr	r0, [r3, #0]
 8007c38:	f107 0110 	add.w	r1, r7, #16
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c40:	f7fe f8b2 	bl	8005da8 <xQueueGenericSend>
 8007c44:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c46:	e012      	b.n	8007c6e <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c48:	4b0b      	ldr	r3, [pc, #44]	@ (8007c78 <xTimerGenericCommand+0x9c>)
 8007c4a:	6818      	ldr	r0, [r3, #0]
 8007c4c:	f107 0110 	add.w	r1, r7, #16
 8007c50:	2300      	movs	r3, #0
 8007c52:	2200      	movs	r2, #0
 8007c54:	f7fe f8a8 	bl	8005da8 <xQueueGenericSend>
 8007c58:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c5a:	e008      	b.n	8007c6e <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c5c:	4b06      	ldr	r3, [pc, #24]	@ (8007c78 <xTimerGenericCommand+0x9c>)
 8007c5e:	6818      	ldr	r0, [r3, #0]
 8007c60:	f107 0110 	add.w	r1, r7, #16
 8007c64:	2300      	movs	r3, #0
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	f7fe f9a8 	bl	8005fbc <xQueueGenericSendFromISR>
 8007c6c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3728      	adds	r7, #40	@ 0x28
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	2000160c 	.word	0x2000160c

08007c7c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b088      	sub	sp, #32
 8007c80:	af02      	add	r7, sp, #8
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c86:	4b24      	ldr	r3, [pc, #144]	@ (8007d18 <prvProcessExpiredTimer+0x9c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	3304      	adds	r3, #4
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fd fe8d 	bl	80059b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ca0:	f003 0304 	and.w	r3, r3, #4
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d025      	beq.n	8007cf4 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	699a      	ldr	r2, [r3, #24]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	18d1      	adds	r1, r2, r3
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	683a      	ldr	r2, [r7, #0]
 8007cb4:	6978      	ldr	r0, [r7, #20]
 8007cb6:	f000 f8d7 	bl	8007e68 <prvInsertTimerInActiveList>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d022      	beq.n	8007d06 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	9300      	str	r3, [sp, #0]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	2100      	movs	r1, #0
 8007cca:	6978      	ldr	r0, [r7, #20]
 8007ccc:	f7ff ff86 	bl	8007bdc <xTimerGenericCommand>
 8007cd0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d116      	bne.n	8007d06 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8007cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cdc:	b672      	cpsid	i
 8007cde:	f383 8811 	msr	BASEPRI, r3
 8007ce2:	f3bf 8f6f 	isb	sy
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	b662      	cpsie	i
 8007cec:	60fb      	str	r3, [r7, #12]
}
 8007cee:	bf00      	nop
 8007cf0:	bf00      	nop
 8007cf2:	e7fd      	b.n	8007cf0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cfa:	f023 0301 	bic.w	r3, r3, #1
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	6a1b      	ldr	r3, [r3, #32]
 8007d0a:	6978      	ldr	r0, [r7, #20]
 8007d0c:	4798      	blx	r3
}
 8007d0e:	bf00      	nop
 8007d10:	3718      	adds	r7, #24
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	20001604 	.word	0x20001604

08007d1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d24:	f107 0308 	add.w	r3, r7, #8
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f000 f859 	bl	8007de0 <prvGetNextExpireTime>
 8007d2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	4619      	mov	r1, r3
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 f805 	bl	8007d44 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007d3a:	f000 f8d7 	bl	8007eec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d3e:	bf00      	nop
 8007d40:	e7f0      	b.n	8007d24 <prvTimerTask+0x8>
	...

08007d44 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007d4e:	f7ff f909 	bl	8006f64 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d52:	f107 0308 	add.w	r3, r7, #8
 8007d56:	4618      	mov	r0, r3
 8007d58:	f000 f866 	bl	8007e28 <prvSampleTimeNow>
 8007d5c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d130      	bne.n	8007dc6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d10a      	bne.n	8007d80 <prvProcessTimerOrBlockTask+0x3c>
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d806      	bhi.n	8007d80 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d72:	f7ff f905 	bl	8006f80 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d76:	68f9      	ldr	r1, [r7, #12]
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f7ff ff7f 	bl	8007c7c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d7e:	e024      	b.n	8007dca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d008      	beq.n	8007d98 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d86:	4b13      	ldr	r3, [pc, #76]	@ (8007dd4 <prvProcessTimerOrBlockTask+0x90>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d101      	bne.n	8007d94 <prvProcessTimerOrBlockTask+0x50>
 8007d90:	2301      	movs	r3, #1
 8007d92:	e000      	b.n	8007d96 <prvProcessTimerOrBlockTask+0x52>
 8007d94:	2300      	movs	r3, #0
 8007d96:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d98:	4b0f      	ldr	r3, [pc, #60]	@ (8007dd8 <prvProcessTimerOrBlockTask+0x94>)
 8007d9a:	6818      	ldr	r0, [r3, #0]
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	4619      	mov	r1, r3
 8007da6:	f7fe fe6f 	bl	8006a88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007daa:	f7ff f8e9 	bl	8006f80 <xTaskResumeAll>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10a      	bne.n	8007dca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007db4:	4b09      	ldr	r3, [pc, #36]	@ (8007ddc <prvProcessTimerOrBlockTask+0x98>)
 8007db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	f3bf 8f6f 	isb	sy
}
 8007dc4:	e001      	b.n	8007dca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007dc6:	f7ff f8db 	bl	8006f80 <xTaskResumeAll>
}
 8007dca:	bf00      	nop
 8007dcc:	3710      	adds	r7, #16
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	20001608 	.word	0x20001608
 8007dd8:	2000160c 	.word	0x2000160c
 8007ddc:	e000ed04 	.word	0xe000ed04

08007de0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007de8:	4b0e      	ldr	r3, [pc, #56]	@ (8007e24 <prvGetNextExpireTime+0x44>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <prvGetNextExpireTime+0x16>
 8007df2:	2201      	movs	r2, #1
 8007df4:	e000      	b.n	8007df8 <prvGetNextExpireTime+0x18>
 8007df6:	2200      	movs	r2, #0
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d105      	bne.n	8007e10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e04:	4b07      	ldr	r3, [pc, #28]	@ (8007e24 <prvGetNextExpireTime+0x44>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	60fb      	str	r3, [r7, #12]
 8007e0e:	e001      	b.n	8007e14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007e10:	2300      	movs	r3, #0
 8007e12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007e14:	68fb      	ldr	r3, [r7, #12]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3714      	adds	r7, #20
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	20001604 	.word	0x20001604

08007e28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007e30:	f7ff f946 	bl	80070c0 <xTaskGetTickCount>
 8007e34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007e36:	4b0b      	ldr	r3, [pc, #44]	@ (8007e64 <prvSampleTimeNow+0x3c>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d205      	bcs.n	8007e4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007e40:	f000 f940 	bl	80080c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	e002      	b.n	8007e52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007e52:	4a04      	ldr	r2, [pc, #16]	@ (8007e64 <prvSampleTimeNow+0x3c>)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e58:	68fb      	ldr	r3, [r7, #12]
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	20001614 	.word	0x20001614

08007e68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b086      	sub	sp, #24
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	607a      	str	r2, [r7, #4]
 8007e74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e76:	2300      	movs	r3, #0
 8007e78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e86:	68ba      	ldr	r2, [r7, #8]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d812      	bhi.n	8007eb4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	1ad2      	subs	r2, r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	d302      	bcc.n	8007ea2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	617b      	str	r3, [r7, #20]
 8007ea0:	e01b      	b.n	8007eda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ea2:	4b10      	ldr	r3, [pc, #64]	@ (8007ee4 <prvInsertTimerInActiveList+0x7c>)
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	3304      	adds	r3, #4
 8007eaa:	4619      	mov	r1, r3
 8007eac:	4610      	mov	r0, r2
 8007eae:	f7fd fd48 	bl	8005942 <vListInsert>
 8007eb2:	e012      	b.n	8007eda <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d206      	bcs.n	8007eca <prvInsertTimerInActiveList+0x62>
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d302      	bcc.n	8007eca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	617b      	str	r3, [r7, #20]
 8007ec8:	e007      	b.n	8007eda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007eca:	4b07      	ldr	r3, [pc, #28]	@ (8007ee8 <prvInsertTimerInActiveList+0x80>)
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	3304      	adds	r3, #4
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	4610      	mov	r0, r2
 8007ed6:	f7fd fd34 	bl	8005942 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007eda:	697b      	ldr	r3, [r7, #20]
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3718      	adds	r7, #24
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	20001608 	.word	0x20001608
 8007ee8:	20001604 	.word	0x20001604

08007eec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b08e      	sub	sp, #56	@ 0x38
 8007ef0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ef2:	e0d4      	b.n	800809e <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	da1b      	bge.n	8007f32 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007efa:	1d3b      	adds	r3, r7, #4
 8007efc:	3304      	adds	r3, #4
 8007efe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d10d      	bne.n	8007f22 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8007f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0a:	b672      	cpsid	i
 8007f0c:	f383 8811 	msr	BASEPRI, r3
 8007f10:	f3bf 8f6f 	isb	sy
 8007f14:	f3bf 8f4f 	dsb	sy
 8007f18:	b662      	cpsie	i
 8007f1a:	61fb      	str	r3, [r7, #28]
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	e7fd      	b.n	8007f1e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f28:	6850      	ldr	r0, [r2, #4]
 8007f2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f2c:	6892      	ldr	r2, [r2, #8]
 8007f2e:	4611      	mov	r1, r2
 8007f30:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f2c0 80b2 	blt.w	800809e <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f40:	695b      	ldr	r3, [r3, #20]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d004      	beq.n	8007f50 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f48:	3304      	adds	r3, #4
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7fd fd32 	bl	80059b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f50:	463b      	mov	r3, r7
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7ff ff68 	bl	8007e28 <prvSampleTimeNow>
 8007f58:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2b09      	cmp	r3, #9
 8007f5e:	f200 809b 	bhi.w	8008098 <prvProcessReceivedCommands+0x1ac>
 8007f62:	a201      	add	r2, pc, #4	@ (adr r2, 8007f68 <prvProcessReceivedCommands+0x7c>)
 8007f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f68:	08007f91 	.word	0x08007f91
 8007f6c:	08007f91 	.word	0x08007f91
 8007f70:	08007f91 	.word	0x08007f91
 8007f74:	0800800b 	.word	0x0800800b
 8007f78:	0800801f 	.word	0x0800801f
 8007f7c:	0800806f 	.word	0x0800806f
 8007f80:	08007f91 	.word	0x08007f91
 8007f84:	08007f91 	.word	0x08007f91
 8007f88:	0800800b 	.word	0x0800800b
 8007f8c:	0800801f 	.word	0x0800801f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f96:	f043 0301 	orr.w	r3, r3, #1
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	18d1      	adds	r1, r2, r3
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fb0:	f7ff ff5a 	bl	8007e68 <prvInsertTimerInActiveList>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d070      	beq.n	800809c <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fbc:	6a1b      	ldr	r3, [r3, #32]
 8007fbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fc0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fc8:	f003 0304 	and.w	r3, r3, #4
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d065      	beq.n	800809c <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd4:	699b      	ldr	r3, [r3, #24]
 8007fd6:	441a      	add	r2, r3
 8007fd8:	2300      	movs	r3, #0
 8007fda:	9300      	str	r3, [sp, #0]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	2100      	movs	r1, #0
 8007fe0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fe2:	f7ff fdfb 	bl	8007bdc <xTimerGenericCommand>
 8007fe6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007fe8:	6a3b      	ldr	r3, [r7, #32]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d156      	bne.n	800809c <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8007fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff2:	b672      	cpsid	i
 8007ff4:	f383 8811 	msr	BASEPRI, r3
 8007ff8:	f3bf 8f6f 	isb	sy
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	b662      	cpsie	i
 8008002:	61bb      	str	r3, [r7, #24]
}
 8008004:	bf00      	nop
 8008006:	bf00      	nop
 8008008:	e7fd      	b.n	8008006 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800800a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008010:	f023 0301 	bic.w	r3, r3, #1
 8008014:	b2da      	uxtb	r2, r3
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800801c:	e03f      	b.n	800809e <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800801e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008020:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008024:	f043 0301 	orr.w	r3, r3, #1
 8008028:	b2da      	uxtb	r2, r3
 800802a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008030:	68ba      	ldr	r2, [r7, #8]
 8008032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008034:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008038:	699b      	ldr	r3, [r3, #24]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d10d      	bne.n	800805a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008042:	b672      	cpsid	i
 8008044:	f383 8811 	msr	BASEPRI, r3
 8008048:	f3bf 8f6f 	isb	sy
 800804c:	f3bf 8f4f 	dsb	sy
 8008050:	b662      	cpsie	i
 8008052:	617b      	str	r3, [r7, #20]
}
 8008054:	bf00      	nop
 8008056:	bf00      	nop
 8008058:	e7fd      	b.n	8008056 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800805a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805c:	699a      	ldr	r2, [r3, #24]
 800805e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008060:	18d1      	adds	r1, r2, r3
 8008062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008066:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008068:	f7ff fefe 	bl	8007e68 <prvInsertTimerInActiveList>
					break;
 800806c:	e017      	b.n	800809e <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800806e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008070:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008074:	f003 0302 	and.w	r3, r3, #2
 8008078:	2b00      	cmp	r3, #0
 800807a:	d103      	bne.n	8008084 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800807c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800807e:	f000 fbd1 	bl	8008824 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008082:	e00c      	b.n	800809e <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008086:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800808a:	f023 0301 	bic.w	r3, r3, #1
 800808e:	b2da      	uxtb	r2, r3
 8008090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008092:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008096:	e002      	b.n	800809e <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8008098:	bf00      	nop
 800809a:	e000      	b.n	800809e <prvProcessReceivedCommands+0x1b2>
					break;
 800809c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800809e:	4b08      	ldr	r3, [pc, #32]	@ (80080c0 <prvProcessReceivedCommands+0x1d4>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	1d39      	adds	r1, r7, #4
 80080a4:	2200      	movs	r2, #0
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7fe f8c4 	bl	8006234 <xQueueReceive>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f47f af20 	bne.w	8007ef4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80080b4:	bf00      	nop
 80080b6:	bf00      	nop
 80080b8:	3730      	adds	r7, #48	@ 0x30
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	2000160c 	.word	0x2000160c

080080c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080ca:	e04b      	b.n	8008164 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080cc:	4b2f      	ldr	r3, [pc, #188]	@ (800818c <prvSwitchTimerLists+0xc8>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d6:	4b2d      	ldr	r3, [pc, #180]	@ (800818c <prvSwitchTimerLists+0xc8>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	3304      	adds	r3, #4
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7fd fc65 	bl	80059b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080f8:	f003 0304 	and.w	r3, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d031      	beq.n	8008164 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	699b      	ldr	r3, [r3, #24]
 8008104:	693a      	ldr	r2, [r7, #16]
 8008106:	4413      	add	r3, r2
 8008108:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800810a:	68ba      	ldr	r2, [r7, #8]
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	429a      	cmp	r2, r3
 8008110:	d90e      	bls.n	8008130 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	68fa      	ldr	r2, [r7, #12]
 800811c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800811e:	4b1b      	ldr	r3, [pc, #108]	@ (800818c <prvSwitchTimerLists+0xc8>)
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	3304      	adds	r3, #4
 8008126:	4619      	mov	r1, r3
 8008128:	4610      	mov	r0, r2
 800812a:	f7fd fc0a 	bl	8005942 <vListInsert>
 800812e:	e019      	b.n	8008164 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008130:	2300      	movs	r3, #0
 8008132:	9300      	str	r3, [sp, #0]
 8008134:	2300      	movs	r3, #0
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	2100      	movs	r1, #0
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	f7ff fd4e 	bl	8007bdc <xTimerGenericCommand>
 8008140:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10d      	bne.n	8008164 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8008148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800814c:	b672      	cpsid	i
 800814e:	f383 8811 	msr	BASEPRI, r3
 8008152:	f3bf 8f6f 	isb	sy
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	b662      	cpsie	i
 800815c:	603b      	str	r3, [r7, #0]
}
 800815e:	bf00      	nop
 8008160:	bf00      	nop
 8008162:	e7fd      	b.n	8008160 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008164:	4b09      	ldr	r3, [pc, #36]	@ (800818c <prvSwitchTimerLists+0xc8>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1ae      	bne.n	80080cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800816e:	4b07      	ldr	r3, [pc, #28]	@ (800818c <prvSwitchTimerLists+0xc8>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008174:	4b06      	ldr	r3, [pc, #24]	@ (8008190 <prvSwitchTimerLists+0xcc>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a04      	ldr	r2, [pc, #16]	@ (800818c <prvSwitchTimerLists+0xc8>)
 800817a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800817c:	4a04      	ldr	r2, [pc, #16]	@ (8008190 <prvSwitchTimerLists+0xcc>)
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	6013      	str	r3, [r2, #0]
}
 8008182:	bf00      	nop
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	20001604 	.word	0x20001604
 8008190:	20001608 	.word	0x20001608

08008194 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800819a:	f000 f947 	bl	800842c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800819e:	4b15      	ldr	r3, [pc, #84]	@ (80081f4 <prvCheckForValidListAndQueue+0x60>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d120      	bne.n	80081e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80081a6:	4814      	ldr	r0, [pc, #80]	@ (80081f8 <prvCheckForValidListAndQueue+0x64>)
 80081a8:	f7fd fb7a 	bl	80058a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80081ac:	4813      	ldr	r0, [pc, #76]	@ (80081fc <prvCheckForValidListAndQueue+0x68>)
 80081ae:	f7fd fb77 	bl	80058a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80081b2:	4b13      	ldr	r3, [pc, #76]	@ (8008200 <prvCheckForValidListAndQueue+0x6c>)
 80081b4:	4a10      	ldr	r2, [pc, #64]	@ (80081f8 <prvCheckForValidListAndQueue+0x64>)
 80081b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80081b8:	4b12      	ldr	r3, [pc, #72]	@ (8008204 <prvCheckForValidListAndQueue+0x70>)
 80081ba:	4a10      	ldr	r2, [pc, #64]	@ (80081fc <prvCheckForValidListAndQueue+0x68>)
 80081bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80081be:	2300      	movs	r3, #0
 80081c0:	9300      	str	r3, [sp, #0]
 80081c2:	4b11      	ldr	r3, [pc, #68]	@ (8008208 <prvCheckForValidListAndQueue+0x74>)
 80081c4:	4a11      	ldr	r2, [pc, #68]	@ (800820c <prvCheckForValidListAndQueue+0x78>)
 80081c6:	2110      	movs	r1, #16
 80081c8:	200a      	movs	r0, #10
 80081ca:	f7fd fc89 	bl	8005ae0 <xQueueGenericCreateStatic>
 80081ce:	4603      	mov	r3, r0
 80081d0:	4a08      	ldr	r2, [pc, #32]	@ (80081f4 <prvCheckForValidListAndQueue+0x60>)
 80081d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80081d4:	4b07      	ldr	r3, [pc, #28]	@ (80081f4 <prvCheckForValidListAndQueue+0x60>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d005      	beq.n	80081e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80081dc:	4b05      	ldr	r3, [pc, #20]	@ (80081f4 <prvCheckForValidListAndQueue+0x60>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	490b      	ldr	r1, [pc, #44]	@ (8008210 <prvCheckForValidListAndQueue+0x7c>)
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fe fbfc 	bl	80069e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081e8:	f000 f956 	bl	8008498 <vPortExitCritical>
}
 80081ec:	bf00      	nop
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	2000160c 	.word	0x2000160c
 80081f8:	200015dc 	.word	0x200015dc
 80081fc:	200015f0 	.word	0x200015f0
 8008200:	20001604 	.word	0x20001604
 8008204:	20001608 	.word	0x20001608
 8008208:	200016b8 	.word	0x200016b8
 800820c:	20001618 	.word	0x20001618
 8008210:	080094fc 	.word	0x080094fc

08008214 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	3b04      	subs	r3, #4
 8008224:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800822c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	3b04      	subs	r3, #4
 8008232:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	f023 0201 	bic.w	r2, r3, #1
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	3b04      	subs	r3, #4
 8008242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008244:	4a0c      	ldr	r2, [pc, #48]	@ (8008278 <pxPortInitialiseStack+0x64>)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	3b14      	subs	r3, #20
 800824e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	3b04      	subs	r3, #4
 800825a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f06f 0202 	mvn.w	r2, #2
 8008262:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	3b20      	subs	r3, #32
 8008268:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800826a:	68fb      	ldr	r3, [r7, #12]
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr
 8008278:	0800827d 	.word	0x0800827d

0800827c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008282:	2300      	movs	r3, #0
 8008284:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008286:	4b15      	ldr	r3, [pc, #84]	@ (80082dc <prvTaskExitError+0x60>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828e:	d00d      	beq.n	80082ac <prvTaskExitError+0x30>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008294:	b672      	cpsid	i
 8008296:	f383 8811 	msr	BASEPRI, r3
 800829a:	f3bf 8f6f 	isb	sy
 800829e:	f3bf 8f4f 	dsb	sy
 80082a2:	b662      	cpsie	i
 80082a4:	60fb      	str	r3, [r7, #12]
}
 80082a6:	bf00      	nop
 80082a8:	bf00      	nop
 80082aa:	e7fd      	b.n	80082a8 <prvTaskExitError+0x2c>
	__asm volatile
 80082ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082b0:	b672      	cpsid	i
 80082b2:	f383 8811 	msr	BASEPRI, r3
 80082b6:	f3bf 8f6f 	isb	sy
 80082ba:	f3bf 8f4f 	dsb	sy
 80082be:	b662      	cpsie	i
 80082c0:	60bb      	str	r3, [r7, #8]
}
 80082c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80082c4:	bf00      	nop
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d0fc      	beq.n	80082c6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80082cc:	bf00      	nop
 80082ce:	bf00      	nop
 80082d0:	3714      	adds	r7, #20
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	2000000c 	.word	0x2000000c

080082e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80082e0:	4b07      	ldr	r3, [pc, #28]	@ (8008300 <pxCurrentTCBConst2>)
 80082e2:	6819      	ldr	r1, [r3, #0]
 80082e4:	6808      	ldr	r0, [r1, #0]
 80082e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ea:	f380 8809 	msr	PSP, r0
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f04f 0000 	mov.w	r0, #0
 80082f6:	f380 8811 	msr	BASEPRI, r0
 80082fa:	4770      	bx	lr
 80082fc:	f3af 8000 	nop.w

08008300 <pxCurrentTCBConst2>:
 8008300:	200010dc 	.word	0x200010dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop

08008308 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008308:	4808      	ldr	r0, [pc, #32]	@ (800832c <prvPortStartFirstTask+0x24>)
 800830a:	6800      	ldr	r0, [r0, #0]
 800830c:	6800      	ldr	r0, [r0, #0]
 800830e:	f380 8808 	msr	MSP, r0
 8008312:	f04f 0000 	mov.w	r0, #0
 8008316:	f380 8814 	msr	CONTROL, r0
 800831a:	b662      	cpsie	i
 800831c:	b661      	cpsie	f
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	f3bf 8f6f 	isb	sy
 8008326:	df00      	svc	0
 8008328:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800832a:	bf00      	nop
 800832c:	e000ed08 	.word	0xe000ed08

08008330 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008336:	4b37      	ldr	r3, [pc, #220]	@ (8008414 <xPortStartScheduler+0xe4>)
 8008338:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	b2db      	uxtb	r3, r3
 8008340:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	22ff      	movs	r2, #255	@ 0xff
 8008346:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	b2db      	uxtb	r3, r3
 800834e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008350:	78fb      	ldrb	r3, [r7, #3]
 8008352:	b2db      	uxtb	r3, r3
 8008354:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008358:	b2da      	uxtb	r2, r3
 800835a:	4b2f      	ldr	r3, [pc, #188]	@ (8008418 <xPortStartScheduler+0xe8>)
 800835c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800835e:	4b2f      	ldr	r3, [pc, #188]	@ (800841c <xPortStartScheduler+0xec>)
 8008360:	2207      	movs	r2, #7
 8008362:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008364:	e009      	b.n	800837a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008366:	4b2d      	ldr	r3, [pc, #180]	@ (800841c <xPortStartScheduler+0xec>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3b01      	subs	r3, #1
 800836c:	4a2b      	ldr	r2, [pc, #172]	@ (800841c <xPortStartScheduler+0xec>)
 800836e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008370:	78fb      	ldrb	r3, [r7, #3]
 8008372:	b2db      	uxtb	r3, r3
 8008374:	005b      	lsls	r3, r3, #1
 8008376:	b2db      	uxtb	r3, r3
 8008378:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800837a:	78fb      	ldrb	r3, [r7, #3]
 800837c:	b2db      	uxtb	r3, r3
 800837e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008382:	2b80      	cmp	r3, #128	@ 0x80
 8008384:	d0ef      	beq.n	8008366 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008386:	4b25      	ldr	r3, [pc, #148]	@ (800841c <xPortStartScheduler+0xec>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f1c3 0307 	rsb	r3, r3, #7
 800838e:	2b04      	cmp	r3, #4
 8008390:	d00d      	beq.n	80083ae <xPortStartScheduler+0x7e>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008396:	b672      	cpsid	i
 8008398:	f383 8811 	msr	BASEPRI, r3
 800839c:	f3bf 8f6f 	isb	sy
 80083a0:	f3bf 8f4f 	dsb	sy
 80083a4:	b662      	cpsie	i
 80083a6:	60bb      	str	r3, [r7, #8]
}
 80083a8:	bf00      	nop
 80083aa:	bf00      	nop
 80083ac:	e7fd      	b.n	80083aa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80083ae:	4b1b      	ldr	r3, [pc, #108]	@ (800841c <xPortStartScheduler+0xec>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	021b      	lsls	r3, r3, #8
 80083b4:	4a19      	ldr	r2, [pc, #100]	@ (800841c <xPortStartScheduler+0xec>)
 80083b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80083b8:	4b18      	ldr	r3, [pc, #96]	@ (800841c <xPortStartScheduler+0xec>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80083c0:	4a16      	ldr	r2, [pc, #88]	@ (800841c <xPortStartScheduler+0xec>)
 80083c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	b2da      	uxtb	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083cc:	4b14      	ldr	r3, [pc, #80]	@ (8008420 <xPortStartScheduler+0xf0>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a13      	ldr	r2, [pc, #76]	@ (8008420 <xPortStartScheduler+0xf0>)
 80083d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80083d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083d8:	4b11      	ldr	r3, [pc, #68]	@ (8008420 <xPortStartScheduler+0xf0>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a10      	ldr	r2, [pc, #64]	@ (8008420 <xPortStartScheduler+0xf0>)
 80083de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80083e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083e4:	f000 f8dc 	bl	80085a0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083e8:	4b0e      	ldr	r3, [pc, #56]	@ (8008424 <xPortStartScheduler+0xf4>)
 80083ea:	2200      	movs	r2, #0
 80083ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083ee:	f000 f8fb 	bl	80085e8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008428 <xPortStartScheduler+0xf8>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008428 <xPortStartScheduler+0xf8>)
 80083f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80083fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083fe:	f7ff ff83 	bl	8008308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008402:	f7fe ff29 	bl	8007258 <vTaskSwitchContext>
	prvTaskExitError();
 8008406:	f7ff ff39 	bl	800827c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	e000e400 	.word	0xe000e400
 8008418:	20001708 	.word	0x20001708
 800841c:	2000170c 	.word	0x2000170c
 8008420:	e000ed20 	.word	0xe000ed20
 8008424:	2000000c 	.word	0x2000000c
 8008428:	e000ef34 	.word	0xe000ef34

0800842c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
	__asm volatile
 8008432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008436:	b672      	cpsid	i
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	b662      	cpsie	i
 8008446:	607b      	str	r3, [r7, #4]
}
 8008448:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800844a:	4b11      	ldr	r3, [pc, #68]	@ (8008490 <vPortEnterCritical+0x64>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	3301      	adds	r3, #1
 8008450:	4a0f      	ldr	r2, [pc, #60]	@ (8008490 <vPortEnterCritical+0x64>)
 8008452:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008454:	4b0e      	ldr	r3, [pc, #56]	@ (8008490 <vPortEnterCritical+0x64>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2b01      	cmp	r3, #1
 800845a:	d112      	bne.n	8008482 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800845c:	4b0d      	ldr	r3, [pc, #52]	@ (8008494 <vPortEnterCritical+0x68>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	b2db      	uxtb	r3, r3
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00d      	beq.n	8008482 <vPortEnterCritical+0x56>
	__asm volatile
 8008466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846a:	b672      	cpsid	i
 800846c:	f383 8811 	msr	BASEPRI, r3
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	f3bf 8f4f 	dsb	sy
 8008478:	b662      	cpsie	i
 800847a:	603b      	str	r3, [r7, #0]
}
 800847c:	bf00      	nop
 800847e:	bf00      	nop
 8008480:	e7fd      	b.n	800847e <vPortEnterCritical+0x52>
	}
}
 8008482:	bf00      	nop
 8008484:	370c      	adds	r7, #12
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop
 8008490:	2000000c 	.word	0x2000000c
 8008494:	e000ed04 	.word	0xe000ed04

08008498 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800849e:	4b13      	ldr	r3, [pc, #76]	@ (80084ec <vPortExitCritical+0x54>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10d      	bne.n	80084c2 <vPortExitCritical+0x2a>
	__asm volatile
 80084a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084aa:	b672      	cpsid	i
 80084ac:	f383 8811 	msr	BASEPRI, r3
 80084b0:	f3bf 8f6f 	isb	sy
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	b662      	cpsie	i
 80084ba:	607b      	str	r3, [r7, #4]
}
 80084bc:	bf00      	nop
 80084be:	bf00      	nop
 80084c0:	e7fd      	b.n	80084be <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80084c2:	4b0a      	ldr	r3, [pc, #40]	@ (80084ec <vPortExitCritical+0x54>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3b01      	subs	r3, #1
 80084c8:	4a08      	ldr	r2, [pc, #32]	@ (80084ec <vPortExitCritical+0x54>)
 80084ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80084cc:	4b07      	ldr	r3, [pc, #28]	@ (80084ec <vPortExitCritical+0x54>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d105      	bne.n	80084e0 <vPortExitCritical+0x48>
 80084d4:	2300      	movs	r3, #0
 80084d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	f383 8811 	msr	BASEPRI, r3
}
 80084de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	2000000c 	.word	0x2000000c

080084f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084f0:	f3ef 8009 	mrs	r0, PSP
 80084f4:	f3bf 8f6f 	isb	sy
 80084f8:	4b15      	ldr	r3, [pc, #84]	@ (8008550 <pxCurrentTCBConst>)
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	f01e 0f10 	tst.w	lr, #16
 8008500:	bf08      	it	eq
 8008502:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008506:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850a:	6010      	str	r0, [r2, #0]
 800850c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008510:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008514:	b672      	cpsid	i
 8008516:	f380 8811 	msr	BASEPRI, r0
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	b662      	cpsie	i
 8008524:	f7fe fe98 	bl	8007258 <vTaskSwitchContext>
 8008528:	f04f 0000 	mov.w	r0, #0
 800852c:	f380 8811 	msr	BASEPRI, r0
 8008530:	bc09      	pop	{r0, r3}
 8008532:	6819      	ldr	r1, [r3, #0]
 8008534:	6808      	ldr	r0, [r1, #0]
 8008536:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800853a:	f01e 0f10 	tst.w	lr, #16
 800853e:	bf08      	it	eq
 8008540:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008544:	f380 8809 	msr	PSP, r0
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop

08008550 <pxCurrentTCBConst>:
 8008550:	200010dc 	.word	0x200010dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008554:	bf00      	nop
 8008556:	bf00      	nop

08008558 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
	__asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008562:	b672      	cpsid	i
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	b662      	cpsie	i
 8008572:	607b      	str	r3, [r7, #4]
}
 8008574:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008576:	f7fe fdb3 	bl	80070e0 <xTaskIncrementTick>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d003      	beq.n	8008588 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008580:	4b06      	ldr	r3, [pc, #24]	@ (800859c <SysTick_Handler+0x44>)
 8008582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	2300      	movs	r3, #0
 800858a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	f383 8811 	msr	BASEPRI, r3
}
 8008592:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008594:	bf00      	nop
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}
 800859c:	e000ed04 	.word	0xe000ed04

080085a0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80085a0:	b480      	push	{r7}
 80085a2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80085a4:	4b0b      	ldr	r3, [pc, #44]	@ (80085d4 <vPortSetupTimerInterrupt+0x34>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80085aa:	4b0b      	ldr	r3, [pc, #44]	@ (80085d8 <vPortSetupTimerInterrupt+0x38>)
 80085ac:	2200      	movs	r2, #0
 80085ae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80085b0:	4b0a      	ldr	r3, [pc, #40]	@ (80085dc <vPortSetupTimerInterrupt+0x3c>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a0a      	ldr	r2, [pc, #40]	@ (80085e0 <vPortSetupTimerInterrupt+0x40>)
 80085b6:	fba2 2303 	umull	r2, r3, r2, r3
 80085ba:	099b      	lsrs	r3, r3, #6
 80085bc:	4a09      	ldr	r2, [pc, #36]	@ (80085e4 <vPortSetupTimerInterrupt+0x44>)
 80085be:	3b01      	subs	r3, #1
 80085c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80085c2:	4b04      	ldr	r3, [pc, #16]	@ (80085d4 <vPortSetupTimerInterrupt+0x34>)
 80085c4:	2207      	movs	r2, #7
 80085c6:	601a      	str	r2, [r3, #0]
}
 80085c8:	bf00      	nop
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	e000e010 	.word	0xe000e010
 80085d8:	e000e018 	.word	0xe000e018
 80085dc:	20000000 	.word	0x20000000
 80085e0:	10624dd3 	.word	0x10624dd3
 80085e4:	e000e014 	.word	0xe000e014

080085e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085e8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80085f8 <vPortEnableVFP+0x10>
 80085ec:	6801      	ldr	r1, [r0, #0]
 80085ee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80085f2:	6001      	str	r1, [r0, #0]
 80085f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085f6:	bf00      	nop
 80085f8:	e000ed88 	.word	0xe000ed88

080085fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80085fc:	b480      	push	{r7}
 80085fe:	b085      	sub	sp, #20
 8008600:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008602:	f3ef 8305 	mrs	r3, IPSR
 8008606:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2b0f      	cmp	r3, #15
 800860c:	d917      	bls.n	800863e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800860e:	4a1a      	ldr	r2, [pc, #104]	@ (8008678 <vPortValidateInterruptPriority+0x7c>)
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	4413      	add	r3, r2
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008618:	4b18      	ldr	r3, [pc, #96]	@ (800867c <vPortValidateInterruptPriority+0x80>)
 800861a:	781b      	ldrb	r3, [r3, #0]
 800861c:	7afa      	ldrb	r2, [r7, #11]
 800861e:	429a      	cmp	r2, r3
 8008620:	d20d      	bcs.n	800863e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008626:	b672      	cpsid	i
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	b662      	cpsie	i
 8008636:	607b      	str	r3, [r7, #4]
}
 8008638:	bf00      	nop
 800863a:	bf00      	nop
 800863c:	e7fd      	b.n	800863a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800863e:	4b10      	ldr	r3, [pc, #64]	@ (8008680 <vPortValidateInterruptPriority+0x84>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008646:	4b0f      	ldr	r3, [pc, #60]	@ (8008684 <vPortValidateInterruptPriority+0x88>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	429a      	cmp	r2, r3
 800864c:	d90d      	bls.n	800866a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800864e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008652:	b672      	cpsid	i
 8008654:	f383 8811 	msr	BASEPRI, r3
 8008658:	f3bf 8f6f 	isb	sy
 800865c:	f3bf 8f4f 	dsb	sy
 8008660:	b662      	cpsie	i
 8008662:	603b      	str	r3, [r7, #0]
}
 8008664:	bf00      	nop
 8008666:	bf00      	nop
 8008668:	e7fd      	b.n	8008666 <vPortValidateInterruptPriority+0x6a>
	}
 800866a:	bf00      	nop
 800866c:	3714      	adds	r7, #20
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	e000e3f0 	.word	0xe000e3f0
 800867c:	20001708 	.word	0x20001708
 8008680:	e000ed0c 	.word	0xe000ed0c
 8008684:	2000170c 	.word	0x2000170c

08008688 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08a      	sub	sp, #40	@ 0x28
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008690:	2300      	movs	r3, #0
 8008692:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008694:	f7fe fc66 	bl	8006f64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008698:	4b5d      	ldr	r3, [pc, #372]	@ (8008810 <pvPortMalloc+0x188>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d101      	bne.n	80086a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80086a0:	f000 f920 	bl	80088e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80086a4:	4b5b      	ldr	r3, [pc, #364]	@ (8008814 <pvPortMalloc+0x18c>)
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4013      	ands	r3, r2
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f040 8094 	bne.w	80087da <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d020      	beq.n	80086fa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80086b8:	2208      	movs	r2, #8
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4413      	add	r3, r2
 80086be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f003 0307 	and.w	r3, r3, #7
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d017      	beq.n	80086fa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f023 0307 	bic.w	r3, r3, #7
 80086d0:	3308      	adds	r3, #8
 80086d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f003 0307 	and.w	r3, r3, #7
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00d      	beq.n	80086fa <pvPortMalloc+0x72>
	__asm volatile
 80086de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e2:	b672      	cpsid	i
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	b662      	cpsie	i
 80086f2:	617b      	str	r3, [r7, #20]
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop
 80086f8:	e7fd      	b.n	80086f6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d06c      	beq.n	80087da <pvPortMalloc+0x152>
 8008700:	4b45      	ldr	r3, [pc, #276]	@ (8008818 <pvPortMalloc+0x190>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	429a      	cmp	r2, r3
 8008708:	d867      	bhi.n	80087da <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800870a:	4b44      	ldr	r3, [pc, #272]	@ (800881c <pvPortMalloc+0x194>)
 800870c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800870e:	4b43      	ldr	r3, [pc, #268]	@ (800881c <pvPortMalloc+0x194>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008714:	e004      	b.n	8008720 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008718:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	429a      	cmp	r2, r3
 8008728:	d903      	bls.n	8008732 <pvPortMalloc+0xaa>
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1f1      	bne.n	8008716 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008732:	4b37      	ldr	r3, [pc, #220]	@ (8008810 <pvPortMalloc+0x188>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008738:	429a      	cmp	r2, r3
 800873a:	d04e      	beq.n	80087da <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800873c:	6a3b      	ldr	r3, [r7, #32]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2208      	movs	r2, #8
 8008742:	4413      	add	r3, r2
 8008744:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	685a      	ldr	r2, [r3, #4]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	1ad2      	subs	r2, r2, r3
 8008756:	2308      	movs	r3, #8
 8008758:	005b      	lsls	r3, r3, #1
 800875a:	429a      	cmp	r2, r3
 800875c:	d922      	bls.n	80087a4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800875e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4413      	add	r3, r2
 8008764:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	f003 0307 	and.w	r3, r3, #7
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00d      	beq.n	800878c <pvPortMalloc+0x104>
	__asm volatile
 8008770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008774:	b672      	cpsid	i
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	b662      	cpsie	i
 8008784:	613b      	str	r3, [r7, #16]
}
 8008786:	bf00      	nop
 8008788:	bf00      	nop
 800878a:	e7fd      	b.n	8008788 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	1ad2      	subs	r2, r2, r3
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800879e:	69b8      	ldr	r0, [r7, #24]
 80087a0:	f000 f902 	bl	80089a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80087a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008818 <pvPortMalloc+0x190>)
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	1ad3      	subs	r3, r2, r3
 80087ae:	4a1a      	ldr	r2, [pc, #104]	@ (8008818 <pvPortMalloc+0x190>)
 80087b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80087b2:	4b19      	ldr	r3, [pc, #100]	@ (8008818 <pvPortMalloc+0x190>)
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	4b1a      	ldr	r3, [pc, #104]	@ (8008820 <pvPortMalloc+0x198>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d203      	bcs.n	80087c6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80087be:	4b16      	ldr	r3, [pc, #88]	@ (8008818 <pvPortMalloc+0x190>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a17      	ldr	r2, [pc, #92]	@ (8008820 <pvPortMalloc+0x198>)
 80087c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80087c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c8:	685a      	ldr	r2, [r3, #4]
 80087ca:	4b12      	ldr	r3, [pc, #72]	@ (8008814 <pvPortMalloc+0x18c>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	431a      	orrs	r2, r3
 80087d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d6:	2200      	movs	r2, #0
 80087d8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087da:	f7fe fbd1 	bl	8006f80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	f003 0307 	and.w	r3, r3, #7
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d00d      	beq.n	8008804 <pvPortMalloc+0x17c>
	__asm volatile
 80087e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ec:	b672      	cpsid	i
 80087ee:	f383 8811 	msr	BASEPRI, r3
 80087f2:	f3bf 8f6f 	isb	sy
 80087f6:	f3bf 8f4f 	dsb	sy
 80087fa:	b662      	cpsie	i
 80087fc:	60fb      	str	r3, [r7, #12]
}
 80087fe:	bf00      	nop
 8008800:	bf00      	nop
 8008802:	e7fd      	b.n	8008800 <pvPortMalloc+0x178>
	return pvReturn;
 8008804:	69fb      	ldr	r3, [r7, #28]
}
 8008806:	4618      	mov	r0, r3
 8008808:	3728      	adds	r7, #40	@ 0x28
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	20005318 	.word	0x20005318
 8008814:	20005324 	.word	0x20005324
 8008818:	2000531c 	.word	0x2000531c
 800881c:	20005310 	.word	0x20005310
 8008820:	20005320 	.word	0x20005320

08008824 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b086      	sub	sp, #24
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d04e      	beq.n	80088d4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008836:	2308      	movs	r3, #8
 8008838:	425b      	negs	r3, r3
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	4413      	add	r3, r2
 800883e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	685a      	ldr	r2, [r3, #4]
 8008848:	4b24      	ldr	r3, [pc, #144]	@ (80088dc <vPortFree+0xb8>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4013      	ands	r3, r2
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10d      	bne.n	800886e <vPortFree+0x4a>
	__asm volatile
 8008852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008856:	b672      	cpsid	i
 8008858:	f383 8811 	msr	BASEPRI, r3
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	b662      	cpsie	i
 8008866:	60fb      	str	r3, [r7, #12]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00d      	beq.n	8008892 <vPortFree+0x6e>
	__asm volatile
 8008876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887a:	b672      	cpsid	i
 800887c:	f383 8811 	msr	BASEPRI, r3
 8008880:	f3bf 8f6f 	isb	sy
 8008884:	f3bf 8f4f 	dsb	sy
 8008888:	b662      	cpsie	i
 800888a:	60bb      	str	r3, [r7, #8]
}
 800888c:	bf00      	nop
 800888e:	bf00      	nop
 8008890:	e7fd      	b.n	800888e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	4b11      	ldr	r3, [pc, #68]	@ (80088dc <vPortFree+0xb8>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4013      	ands	r3, r2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d019      	beq.n	80088d4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d115      	bne.n	80088d4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	4b0b      	ldr	r3, [pc, #44]	@ (80088dc <vPortFree+0xb8>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	43db      	mvns	r3, r3
 80088b2:	401a      	ands	r2, r3
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80088b8:	f7fe fb54 	bl	8006f64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	685a      	ldr	r2, [r3, #4]
 80088c0:	4b07      	ldr	r3, [pc, #28]	@ (80088e0 <vPortFree+0xbc>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4413      	add	r3, r2
 80088c6:	4a06      	ldr	r2, [pc, #24]	@ (80088e0 <vPortFree+0xbc>)
 80088c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088ca:	6938      	ldr	r0, [r7, #16]
 80088cc:	f000 f86c 	bl	80089a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80088d0:	f7fe fb56 	bl	8006f80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088d4:	bf00      	nop
 80088d6:	3718      	adds	r7, #24
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}
 80088dc:	20005324 	.word	0x20005324
 80088e0:	2000531c 	.word	0x2000531c

080088e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088e4:	b480      	push	{r7}
 80088e6:	b085      	sub	sp, #20
 80088e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088ea:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80088ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088f0:	4b27      	ldr	r3, [pc, #156]	@ (8008990 <prvHeapInit+0xac>)
 80088f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f003 0307 	and.w	r3, r3, #7
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00c      	beq.n	8008918 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	3307      	adds	r3, #7
 8008902:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f023 0307 	bic.w	r3, r3, #7
 800890a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	4a1f      	ldr	r2, [pc, #124]	@ (8008990 <prvHeapInit+0xac>)
 8008914:	4413      	add	r3, r2
 8008916:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800891c:	4a1d      	ldr	r2, [pc, #116]	@ (8008994 <prvHeapInit+0xb0>)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008922:	4b1c      	ldr	r3, [pc, #112]	@ (8008994 <prvHeapInit+0xb0>)
 8008924:	2200      	movs	r2, #0
 8008926:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	4413      	add	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008930:	2208      	movs	r2, #8
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	1a9b      	subs	r3, r3, r2
 8008936:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f023 0307 	bic.w	r3, r3, #7
 800893e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	4a15      	ldr	r2, [pc, #84]	@ (8008998 <prvHeapInit+0xb4>)
 8008944:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008946:	4b14      	ldr	r3, [pc, #80]	@ (8008998 <prvHeapInit+0xb4>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	2200      	movs	r2, #0
 800894c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800894e:	4b12      	ldr	r3, [pc, #72]	@ (8008998 <prvHeapInit+0xb4>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2200      	movs	r2, #0
 8008954:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	1ad2      	subs	r2, r2, r3
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008964:	4b0c      	ldr	r3, [pc, #48]	@ (8008998 <prvHeapInit+0xb4>)
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	4a0a      	ldr	r2, [pc, #40]	@ (800899c <prvHeapInit+0xb8>)
 8008972:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	4a09      	ldr	r2, [pc, #36]	@ (80089a0 <prvHeapInit+0xbc>)
 800897a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800897c:	4b09      	ldr	r3, [pc, #36]	@ (80089a4 <prvHeapInit+0xc0>)
 800897e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008982:	601a      	str	r2, [r3, #0]
}
 8008984:	bf00      	nop
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr
 8008990:	20001710 	.word	0x20001710
 8008994:	20005310 	.word	0x20005310
 8008998:	20005318 	.word	0x20005318
 800899c:	20005320 	.word	0x20005320
 80089a0:	2000531c 	.word	0x2000531c
 80089a4:	20005324 	.word	0x20005324

080089a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089b0:	4b28      	ldr	r3, [pc, #160]	@ (8008a54 <prvInsertBlockIntoFreeList+0xac>)
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	e002      	b.n	80089bc <prvInsertBlockIntoFreeList+0x14>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	60fb      	str	r3, [r7, #12]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d8f7      	bhi.n	80089b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	4413      	add	r3, r2
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d108      	bne.n	80089ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	685a      	ldr	r2, [r3, #4]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	441a      	add	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	441a      	add	r2, r3
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d118      	bne.n	8008a30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	4b15      	ldr	r3, [pc, #84]	@ (8008a58 <prvInsertBlockIntoFreeList+0xb0>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d00d      	beq.n	8008a26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	441a      	add	r2, r3
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	e008      	b.n	8008a38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a26:	4b0c      	ldr	r3, [pc, #48]	@ (8008a58 <prvInsertBlockIntoFreeList+0xb0>)
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e003      	b.n	8008a38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d002      	beq.n	8008a46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a46:	bf00      	nop
 8008a48:	3714      	adds	r7, #20
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop
 8008a54:	20005310 	.word	0x20005310
 8008a58:	20005318 	.word	0x20005318

08008a5c <sniprintf>:
 8008a5c:	b40c      	push	{r2, r3}
 8008a5e:	b530      	push	{r4, r5, lr}
 8008a60:	4b17      	ldr	r3, [pc, #92]	@ (8008ac0 <sniprintf+0x64>)
 8008a62:	1e0c      	subs	r4, r1, #0
 8008a64:	681d      	ldr	r5, [r3, #0]
 8008a66:	b09d      	sub	sp, #116	@ 0x74
 8008a68:	da08      	bge.n	8008a7c <sniprintf+0x20>
 8008a6a:	238b      	movs	r3, #139	@ 0x8b
 8008a6c:	602b      	str	r3, [r5, #0]
 8008a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a72:	b01d      	add	sp, #116	@ 0x74
 8008a74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a78:	b002      	add	sp, #8
 8008a7a:	4770      	bx	lr
 8008a7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008a80:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008a84:	bf14      	ite	ne
 8008a86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008a8a:	4623      	moveq	r3, r4
 8008a8c:	9304      	str	r3, [sp, #16]
 8008a8e:	9307      	str	r3, [sp, #28]
 8008a90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a94:	9002      	str	r0, [sp, #8]
 8008a96:	9006      	str	r0, [sp, #24]
 8008a98:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008a9c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008a9e:	ab21      	add	r3, sp, #132	@ 0x84
 8008aa0:	a902      	add	r1, sp, #8
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	9301      	str	r3, [sp, #4]
 8008aa6:	f000 f9f9 	bl	8008e9c <_svfiprintf_r>
 8008aaa:	1c43      	adds	r3, r0, #1
 8008aac:	bfbc      	itt	lt
 8008aae:	238b      	movlt	r3, #139	@ 0x8b
 8008ab0:	602b      	strlt	r3, [r5, #0]
 8008ab2:	2c00      	cmp	r4, #0
 8008ab4:	d0dd      	beq.n	8008a72 <sniprintf+0x16>
 8008ab6:	9b02      	ldr	r3, [sp, #8]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	701a      	strb	r2, [r3, #0]
 8008abc:	e7d9      	b.n	8008a72 <sniprintf+0x16>
 8008abe:	bf00      	nop
 8008ac0:	20000010 	.word	0x20000010

08008ac4 <memset>:
 8008ac4:	4402      	add	r2, r0
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d100      	bne.n	8008ace <memset+0xa>
 8008acc:	4770      	bx	lr
 8008ace:	f803 1b01 	strb.w	r1, [r3], #1
 8008ad2:	e7f9      	b.n	8008ac8 <memset+0x4>

08008ad4 <_reclaim_reent>:
 8008ad4:	4b29      	ldr	r3, [pc, #164]	@ (8008b7c <_reclaim_reent+0xa8>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4283      	cmp	r3, r0
 8008ada:	b570      	push	{r4, r5, r6, lr}
 8008adc:	4604      	mov	r4, r0
 8008ade:	d04b      	beq.n	8008b78 <_reclaim_reent+0xa4>
 8008ae0:	69c3      	ldr	r3, [r0, #28]
 8008ae2:	b1ab      	cbz	r3, 8008b10 <_reclaim_reent+0x3c>
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	b16b      	cbz	r3, 8008b04 <_reclaim_reent+0x30>
 8008ae8:	2500      	movs	r5, #0
 8008aea:	69e3      	ldr	r3, [r4, #28]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	5959      	ldr	r1, [r3, r5]
 8008af0:	2900      	cmp	r1, #0
 8008af2:	d13b      	bne.n	8008b6c <_reclaim_reent+0x98>
 8008af4:	3504      	adds	r5, #4
 8008af6:	2d80      	cmp	r5, #128	@ 0x80
 8008af8:	d1f7      	bne.n	8008aea <_reclaim_reent+0x16>
 8008afa:	69e3      	ldr	r3, [r4, #28]
 8008afc:	4620      	mov	r0, r4
 8008afe:	68d9      	ldr	r1, [r3, #12]
 8008b00:	f000 f878 	bl	8008bf4 <_free_r>
 8008b04:	69e3      	ldr	r3, [r4, #28]
 8008b06:	6819      	ldr	r1, [r3, #0]
 8008b08:	b111      	cbz	r1, 8008b10 <_reclaim_reent+0x3c>
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	f000 f872 	bl	8008bf4 <_free_r>
 8008b10:	6961      	ldr	r1, [r4, #20]
 8008b12:	b111      	cbz	r1, 8008b1a <_reclaim_reent+0x46>
 8008b14:	4620      	mov	r0, r4
 8008b16:	f000 f86d 	bl	8008bf4 <_free_r>
 8008b1a:	69e1      	ldr	r1, [r4, #28]
 8008b1c:	b111      	cbz	r1, 8008b24 <_reclaim_reent+0x50>
 8008b1e:	4620      	mov	r0, r4
 8008b20:	f000 f868 	bl	8008bf4 <_free_r>
 8008b24:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008b26:	b111      	cbz	r1, 8008b2e <_reclaim_reent+0x5a>
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f000 f863 	bl	8008bf4 <_free_r>
 8008b2e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b30:	b111      	cbz	r1, 8008b38 <_reclaim_reent+0x64>
 8008b32:	4620      	mov	r0, r4
 8008b34:	f000 f85e 	bl	8008bf4 <_free_r>
 8008b38:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008b3a:	b111      	cbz	r1, 8008b42 <_reclaim_reent+0x6e>
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f000 f859 	bl	8008bf4 <_free_r>
 8008b42:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008b44:	b111      	cbz	r1, 8008b4c <_reclaim_reent+0x78>
 8008b46:	4620      	mov	r0, r4
 8008b48:	f000 f854 	bl	8008bf4 <_free_r>
 8008b4c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008b4e:	b111      	cbz	r1, 8008b56 <_reclaim_reent+0x82>
 8008b50:	4620      	mov	r0, r4
 8008b52:	f000 f84f 	bl	8008bf4 <_free_r>
 8008b56:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b58:	b111      	cbz	r1, 8008b60 <_reclaim_reent+0x8c>
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	f000 f84a 	bl	8008bf4 <_free_r>
 8008b60:	6a23      	ldr	r3, [r4, #32]
 8008b62:	b14b      	cbz	r3, 8008b78 <_reclaim_reent+0xa4>
 8008b64:	4620      	mov	r0, r4
 8008b66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b6a:	4718      	bx	r3
 8008b6c:	680e      	ldr	r6, [r1, #0]
 8008b6e:	4620      	mov	r0, r4
 8008b70:	f000 f840 	bl	8008bf4 <_free_r>
 8008b74:	4631      	mov	r1, r6
 8008b76:	e7bb      	b.n	8008af0 <_reclaim_reent+0x1c>
 8008b78:	bd70      	pop	{r4, r5, r6, pc}
 8008b7a:	bf00      	nop
 8008b7c:	20000010 	.word	0x20000010

08008b80 <__errno>:
 8008b80:	4b01      	ldr	r3, [pc, #4]	@ (8008b88 <__errno+0x8>)
 8008b82:	6818      	ldr	r0, [r3, #0]
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop
 8008b88:	20000010 	.word	0x20000010

08008b8c <__libc_init_array>:
 8008b8c:	b570      	push	{r4, r5, r6, lr}
 8008b8e:	4d0d      	ldr	r5, [pc, #52]	@ (8008bc4 <__libc_init_array+0x38>)
 8008b90:	4c0d      	ldr	r4, [pc, #52]	@ (8008bc8 <__libc_init_array+0x3c>)
 8008b92:	1b64      	subs	r4, r4, r5
 8008b94:	10a4      	asrs	r4, r4, #2
 8008b96:	2600      	movs	r6, #0
 8008b98:	42a6      	cmp	r6, r4
 8008b9a:	d109      	bne.n	8008bb0 <__libc_init_array+0x24>
 8008b9c:	4d0b      	ldr	r5, [pc, #44]	@ (8008bcc <__libc_init_array+0x40>)
 8008b9e:	4c0c      	ldr	r4, [pc, #48]	@ (8008bd0 <__libc_init_array+0x44>)
 8008ba0:	f000 fc66 	bl	8009470 <_init>
 8008ba4:	1b64      	subs	r4, r4, r5
 8008ba6:	10a4      	asrs	r4, r4, #2
 8008ba8:	2600      	movs	r6, #0
 8008baa:	42a6      	cmp	r6, r4
 8008bac:	d105      	bne.n	8008bba <__libc_init_array+0x2e>
 8008bae:	bd70      	pop	{r4, r5, r6, pc}
 8008bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bb4:	4798      	blx	r3
 8008bb6:	3601      	adds	r6, #1
 8008bb8:	e7ee      	b.n	8008b98 <__libc_init_array+0xc>
 8008bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bbe:	4798      	blx	r3
 8008bc0:	3601      	adds	r6, #1
 8008bc2:	e7f2      	b.n	8008baa <__libc_init_array+0x1e>
 8008bc4:	080095d8 	.word	0x080095d8
 8008bc8:	080095d8 	.word	0x080095d8
 8008bcc:	080095d8 	.word	0x080095d8
 8008bd0:	080095dc 	.word	0x080095dc

08008bd4 <__retarget_lock_acquire_recursive>:
 8008bd4:	4770      	bx	lr

08008bd6 <__retarget_lock_release_recursive>:
 8008bd6:	4770      	bx	lr

08008bd8 <memcpy>:
 8008bd8:	440a      	add	r2, r1
 8008bda:	4291      	cmp	r1, r2
 8008bdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008be0:	d100      	bne.n	8008be4 <memcpy+0xc>
 8008be2:	4770      	bx	lr
 8008be4:	b510      	push	{r4, lr}
 8008be6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bee:	4291      	cmp	r1, r2
 8008bf0:	d1f9      	bne.n	8008be6 <memcpy+0xe>
 8008bf2:	bd10      	pop	{r4, pc}

08008bf4 <_free_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4605      	mov	r5, r0
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	d041      	beq.n	8008c80 <_free_r+0x8c>
 8008bfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c00:	1f0c      	subs	r4, r1, #4
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	bfb8      	it	lt
 8008c06:	18e4      	addlt	r4, r4, r3
 8008c08:	f000 f8e0 	bl	8008dcc <__malloc_lock>
 8008c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8008c84 <_free_r+0x90>)
 8008c0e:	6813      	ldr	r3, [r2, #0]
 8008c10:	b933      	cbnz	r3, 8008c20 <_free_r+0x2c>
 8008c12:	6063      	str	r3, [r4, #4]
 8008c14:	6014      	str	r4, [r2, #0]
 8008c16:	4628      	mov	r0, r5
 8008c18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c1c:	f000 b8dc 	b.w	8008dd8 <__malloc_unlock>
 8008c20:	42a3      	cmp	r3, r4
 8008c22:	d908      	bls.n	8008c36 <_free_r+0x42>
 8008c24:	6820      	ldr	r0, [r4, #0]
 8008c26:	1821      	adds	r1, r4, r0
 8008c28:	428b      	cmp	r3, r1
 8008c2a:	bf01      	itttt	eq
 8008c2c:	6819      	ldreq	r1, [r3, #0]
 8008c2e:	685b      	ldreq	r3, [r3, #4]
 8008c30:	1809      	addeq	r1, r1, r0
 8008c32:	6021      	streq	r1, [r4, #0]
 8008c34:	e7ed      	b.n	8008c12 <_free_r+0x1e>
 8008c36:	461a      	mov	r2, r3
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	b10b      	cbz	r3, 8008c40 <_free_r+0x4c>
 8008c3c:	42a3      	cmp	r3, r4
 8008c3e:	d9fa      	bls.n	8008c36 <_free_r+0x42>
 8008c40:	6811      	ldr	r1, [r2, #0]
 8008c42:	1850      	adds	r0, r2, r1
 8008c44:	42a0      	cmp	r0, r4
 8008c46:	d10b      	bne.n	8008c60 <_free_r+0x6c>
 8008c48:	6820      	ldr	r0, [r4, #0]
 8008c4a:	4401      	add	r1, r0
 8008c4c:	1850      	adds	r0, r2, r1
 8008c4e:	4283      	cmp	r3, r0
 8008c50:	6011      	str	r1, [r2, #0]
 8008c52:	d1e0      	bne.n	8008c16 <_free_r+0x22>
 8008c54:	6818      	ldr	r0, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	6053      	str	r3, [r2, #4]
 8008c5a:	4408      	add	r0, r1
 8008c5c:	6010      	str	r0, [r2, #0]
 8008c5e:	e7da      	b.n	8008c16 <_free_r+0x22>
 8008c60:	d902      	bls.n	8008c68 <_free_r+0x74>
 8008c62:	230c      	movs	r3, #12
 8008c64:	602b      	str	r3, [r5, #0]
 8008c66:	e7d6      	b.n	8008c16 <_free_r+0x22>
 8008c68:	6820      	ldr	r0, [r4, #0]
 8008c6a:	1821      	adds	r1, r4, r0
 8008c6c:	428b      	cmp	r3, r1
 8008c6e:	bf04      	itt	eq
 8008c70:	6819      	ldreq	r1, [r3, #0]
 8008c72:	685b      	ldreq	r3, [r3, #4]
 8008c74:	6063      	str	r3, [r4, #4]
 8008c76:	bf04      	itt	eq
 8008c78:	1809      	addeq	r1, r1, r0
 8008c7a:	6021      	streq	r1, [r4, #0]
 8008c7c:	6054      	str	r4, [r2, #4]
 8008c7e:	e7ca      	b.n	8008c16 <_free_r+0x22>
 8008c80:	bd38      	pop	{r3, r4, r5, pc}
 8008c82:	bf00      	nop
 8008c84:	2000546c 	.word	0x2000546c

08008c88 <sbrk_aligned>:
 8008c88:	b570      	push	{r4, r5, r6, lr}
 8008c8a:	4e0f      	ldr	r6, [pc, #60]	@ (8008cc8 <sbrk_aligned+0x40>)
 8008c8c:	460c      	mov	r4, r1
 8008c8e:	6831      	ldr	r1, [r6, #0]
 8008c90:	4605      	mov	r5, r0
 8008c92:	b911      	cbnz	r1, 8008c9a <sbrk_aligned+0x12>
 8008c94:	f000 fba6 	bl	80093e4 <_sbrk_r>
 8008c98:	6030      	str	r0, [r6, #0]
 8008c9a:	4621      	mov	r1, r4
 8008c9c:	4628      	mov	r0, r5
 8008c9e:	f000 fba1 	bl	80093e4 <_sbrk_r>
 8008ca2:	1c43      	adds	r3, r0, #1
 8008ca4:	d103      	bne.n	8008cae <sbrk_aligned+0x26>
 8008ca6:	f04f 34ff 	mov.w	r4, #4294967295
 8008caa:	4620      	mov	r0, r4
 8008cac:	bd70      	pop	{r4, r5, r6, pc}
 8008cae:	1cc4      	adds	r4, r0, #3
 8008cb0:	f024 0403 	bic.w	r4, r4, #3
 8008cb4:	42a0      	cmp	r0, r4
 8008cb6:	d0f8      	beq.n	8008caa <sbrk_aligned+0x22>
 8008cb8:	1a21      	subs	r1, r4, r0
 8008cba:	4628      	mov	r0, r5
 8008cbc:	f000 fb92 	bl	80093e4 <_sbrk_r>
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	d1f2      	bne.n	8008caa <sbrk_aligned+0x22>
 8008cc4:	e7ef      	b.n	8008ca6 <sbrk_aligned+0x1e>
 8008cc6:	bf00      	nop
 8008cc8:	20005468 	.word	0x20005468

08008ccc <_malloc_r>:
 8008ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cd0:	1ccd      	adds	r5, r1, #3
 8008cd2:	f025 0503 	bic.w	r5, r5, #3
 8008cd6:	3508      	adds	r5, #8
 8008cd8:	2d0c      	cmp	r5, #12
 8008cda:	bf38      	it	cc
 8008cdc:	250c      	movcc	r5, #12
 8008cde:	2d00      	cmp	r5, #0
 8008ce0:	4606      	mov	r6, r0
 8008ce2:	db01      	blt.n	8008ce8 <_malloc_r+0x1c>
 8008ce4:	42a9      	cmp	r1, r5
 8008ce6:	d904      	bls.n	8008cf2 <_malloc_r+0x26>
 8008ce8:	230c      	movs	r3, #12
 8008cea:	6033      	str	r3, [r6, #0]
 8008cec:	2000      	movs	r0, #0
 8008cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008dc8 <_malloc_r+0xfc>
 8008cf6:	f000 f869 	bl	8008dcc <__malloc_lock>
 8008cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8008cfe:	461c      	mov	r4, r3
 8008d00:	bb44      	cbnz	r4, 8008d54 <_malloc_r+0x88>
 8008d02:	4629      	mov	r1, r5
 8008d04:	4630      	mov	r0, r6
 8008d06:	f7ff ffbf 	bl	8008c88 <sbrk_aligned>
 8008d0a:	1c43      	adds	r3, r0, #1
 8008d0c:	4604      	mov	r4, r0
 8008d0e:	d158      	bne.n	8008dc2 <_malloc_r+0xf6>
 8008d10:	f8d8 4000 	ldr.w	r4, [r8]
 8008d14:	4627      	mov	r7, r4
 8008d16:	2f00      	cmp	r7, #0
 8008d18:	d143      	bne.n	8008da2 <_malloc_r+0xd6>
 8008d1a:	2c00      	cmp	r4, #0
 8008d1c:	d04b      	beq.n	8008db6 <_malloc_r+0xea>
 8008d1e:	6823      	ldr	r3, [r4, #0]
 8008d20:	4639      	mov	r1, r7
 8008d22:	4630      	mov	r0, r6
 8008d24:	eb04 0903 	add.w	r9, r4, r3
 8008d28:	f000 fb5c 	bl	80093e4 <_sbrk_r>
 8008d2c:	4581      	cmp	r9, r0
 8008d2e:	d142      	bne.n	8008db6 <_malloc_r+0xea>
 8008d30:	6821      	ldr	r1, [r4, #0]
 8008d32:	1a6d      	subs	r5, r5, r1
 8008d34:	4629      	mov	r1, r5
 8008d36:	4630      	mov	r0, r6
 8008d38:	f7ff ffa6 	bl	8008c88 <sbrk_aligned>
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	d03a      	beq.n	8008db6 <_malloc_r+0xea>
 8008d40:	6823      	ldr	r3, [r4, #0]
 8008d42:	442b      	add	r3, r5
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	f8d8 3000 	ldr.w	r3, [r8]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	bb62      	cbnz	r2, 8008da8 <_malloc_r+0xdc>
 8008d4e:	f8c8 7000 	str.w	r7, [r8]
 8008d52:	e00f      	b.n	8008d74 <_malloc_r+0xa8>
 8008d54:	6822      	ldr	r2, [r4, #0]
 8008d56:	1b52      	subs	r2, r2, r5
 8008d58:	d420      	bmi.n	8008d9c <_malloc_r+0xd0>
 8008d5a:	2a0b      	cmp	r2, #11
 8008d5c:	d917      	bls.n	8008d8e <_malloc_r+0xc2>
 8008d5e:	1961      	adds	r1, r4, r5
 8008d60:	42a3      	cmp	r3, r4
 8008d62:	6025      	str	r5, [r4, #0]
 8008d64:	bf18      	it	ne
 8008d66:	6059      	strne	r1, [r3, #4]
 8008d68:	6863      	ldr	r3, [r4, #4]
 8008d6a:	bf08      	it	eq
 8008d6c:	f8c8 1000 	streq.w	r1, [r8]
 8008d70:	5162      	str	r2, [r4, r5]
 8008d72:	604b      	str	r3, [r1, #4]
 8008d74:	4630      	mov	r0, r6
 8008d76:	f000 f82f 	bl	8008dd8 <__malloc_unlock>
 8008d7a:	f104 000b 	add.w	r0, r4, #11
 8008d7e:	1d23      	adds	r3, r4, #4
 8008d80:	f020 0007 	bic.w	r0, r0, #7
 8008d84:	1ac2      	subs	r2, r0, r3
 8008d86:	bf1c      	itt	ne
 8008d88:	1a1b      	subne	r3, r3, r0
 8008d8a:	50a3      	strne	r3, [r4, r2]
 8008d8c:	e7af      	b.n	8008cee <_malloc_r+0x22>
 8008d8e:	6862      	ldr	r2, [r4, #4]
 8008d90:	42a3      	cmp	r3, r4
 8008d92:	bf0c      	ite	eq
 8008d94:	f8c8 2000 	streq.w	r2, [r8]
 8008d98:	605a      	strne	r2, [r3, #4]
 8008d9a:	e7eb      	b.n	8008d74 <_malloc_r+0xa8>
 8008d9c:	4623      	mov	r3, r4
 8008d9e:	6864      	ldr	r4, [r4, #4]
 8008da0:	e7ae      	b.n	8008d00 <_malloc_r+0x34>
 8008da2:	463c      	mov	r4, r7
 8008da4:	687f      	ldr	r7, [r7, #4]
 8008da6:	e7b6      	b.n	8008d16 <_malloc_r+0x4a>
 8008da8:	461a      	mov	r2, r3
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	42a3      	cmp	r3, r4
 8008dae:	d1fb      	bne.n	8008da8 <_malloc_r+0xdc>
 8008db0:	2300      	movs	r3, #0
 8008db2:	6053      	str	r3, [r2, #4]
 8008db4:	e7de      	b.n	8008d74 <_malloc_r+0xa8>
 8008db6:	230c      	movs	r3, #12
 8008db8:	6033      	str	r3, [r6, #0]
 8008dba:	4630      	mov	r0, r6
 8008dbc:	f000 f80c 	bl	8008dd8 <__malloc_unlock>
 8008dc0:	e794      	b.n	8008cec <_malloc_r+0x20>
 8008dc2:	6005      	str	r5, [r0, #0]
 8008dc4:	e7d6      	b.n	8008d74 <_malloc_r+0xa8>
 8008dc6:	bf00      	nop
 8008dc8:	2000546c 	.word	0x2000546c

08008dcc <__malloc_lock>:
 8008dcc:	4801      	ldr	r0, [pc, #4]	@ (8008dd4 <__malloc_lock+0x8>)
 8008dce:	f7ff bf01 	b.w	8008bd4 <__retarget_lock_acquire_recursive>
 8008dd2:	bf00      	nop
 8008dd4:	20005464 	.word	0x20005464

08008dd8 <__malloc_unlock>:
 8008dd8:	4801      	ldr	r0, [pc, #4]	@ (8008de0 <__malloc_unlock+0x8>)
 8008dda:	f7ff befc 	b.w	8008bd6 <__retarget_lock_release_recursive>
 8008dde:	bf00      	nop
 8008de0:	20005464 	.word	0x20005464

08008de4 <__ssputs_r>:
 8008de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008de8:	688e      	ldr	r6, [r1, #8]
 8008dea:	461f      	mov	r7, r3
 8008dec:	42be      	cmp	r6, r7
 8008dee:	680b      	ldr	r3, [r1, #0]
 8008df0:	4682      	mov	sl, r0
 8008df2:	460c      	mov	r4, r1
 8008df4:	4690      	mov	r8, r2
 8008df6:	d82d      	bhi.n	8008e54 <__ssputs_r+0x70>
 8008df8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008dfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e00:	d026      	beq.n	8008e50 <__ssputs_r+0x6c>
 8008e02:	6965      	ldr	r5, [r4, #20]
 8008e04:	6909      	ldr	r1, [r1, #16]
 8008e06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e0a:	eba3 0901 	sub.w	r9, r3, r1
 8008e0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e12:	1c7b      	adds	r3, r7, #1
 8008e14:	444b      	add	r3, r9
 8008e16:	106d      	asrs	r5, r5, #1
 8008e18:	429d      	cmp	r5, r3
 8008e1a:	bf38      	it	cc
 8008e1c:	461d      	movcc	r5, r3
 8008e1e:	0553      	lsls	r3, r2, #21
 8008e20:	d527      	bpl.n	8008e72 <__ssputs_r+0x8e>
 8008e22:	4629      	mov	r1, r5
 8008e24:	f7ff ff52 	bl	8008ccc <_malloc_r>
 8008e28:	4606      	mov	r6, r0
 8008e2a:	b360      	cbz	r0, 8008e86 <__ssputs_r+0xa2>
 8008e2c:	6921      	ldr	r1, [r4, #16]
 8008e2e:	464a      	mov	r2, r9
 8008e30:	f7ff fed2 	bl	8008bd8 <memcpy>
 8008e34:	89a3      	ldrh	r3, [r4, #12]
 8008e36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e3e:	81a3      	strh	r3, [r4, #12]
 8008e40:	6126      	str	r6, [r4, #16]
 8008e42:	6165      	str	r5, [r4, #20]
 8008e44:	444e      	add	r6, r9
 8008e46:	eba5 0509 	sub.w	r5, r5, r9
 8008e4a:	6026      	str	r6, [r4, #0]
 8008e4c:	60a5      	str	r5, [r4, #8]
 8008e4e:	463e      	mov	r6, r7
 8008e50:	42be      	cmp	r6, r7
 8008e52:	d900      	bls.n	8008e56 <__ssputs_r+0x72>
 8008e54:	463e      	mov	r6, r7
 8008e56:	6820      	ldr	r0, [r4, #0]
 8008e58:	4632      	mov	r2, r6
 8008e5a:	4641      	mov	r1, r8
 8008e5c:	f000 faa8 	bl	80093b0 <memmove>
 8008e60:	68a3      	ldr	r3, [r4, #8]
 8008e62:	1b9b      	subs	r3, r3, r6
 8008e64:	60a3      	str	r3, [r4, #8]
 8008e66:	6823      	ldr	r3, [r4, #0]
 8008e68:	4433      	add	r3, r6
 8008e6a:	6023      	str	r3, [r4, #0]
 8008e6c:	2000      	movs	r0, #0
 8008e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e72:	462a      	mov	r2, r5
 8008e74:	f000 fac6 	bl	8009404 <_realloc_r>
 8008e78:	4606      	mov	r6, r0
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d1e0      	bne.n	8008e40 <__ssputs_r+0x5c>
 8008e7e:	6921      	ldr	r1, [r4, #16]
 8008e80:	4650      	mov	r0, sl
 8008e82:	f7ff feb7 	bl	8008bf4 <_free_r>
 8008e86:	230c      	movs	r3, #12
 8008e88:	f8ca 3000 	str.w	r3, [sl]
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e92:	81a3      	strh	r3, [r4, #12]
 8008e94:	f04f 30ff 	mov.w	r0, #4294967295
 8008e98:	e7e9      	b.n	8008e6e <__ssputs_r+0x8a>
	...

08008e9c <_svfiprintf_r>:
 8008e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea0:	4698      	mov	r8, r3
 8008ea2:	898b      	ldrh	r3, [r1, #12]
 8008ea4:	061b      	lsls	r3, r3, #24
 8008ea6:	b09d      	sub	sp, #116	@ 0x74
 8008ea8:	4607      	mov	r7, r0
 8008eaa:	460d      	mov	r5, r1
 8008eac:	4614      	mov	r4, r2
 8008eae:	d510      	bpl.n	8008ed2 <_svfiprintf_r+0x36>
 8008eb0:	690b      	ldr	r3, [r1, #16]
 8008eb2:	b973      	cbnz	r3, 8008ed2 <_svfiprintf_r+0x36>
 8008eb4:	2140      	movs	r1, #64	@ 0x40
 8008eb6:	f7ff ff09 	bl	8008ccc <_malloc_r>
 8008eba:	6028      	str	r0, [r5, #0]
 8008ebc:	6128      	str	r0, [r5, #16]
 8008ebe:	b930      	cbnz	r0, 8008ece <_svfiprintf_r+0x32>
 8008ec0:	230c      	movs	r3, #12
 8008ec2:	603b      	str	r3, [r7, #0]
 8008ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec8:	b01d      	add	sp, #116	@ 0x74
 8008eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ece:	2340      	movs	r3, #64	@ 0x40
 8008ed0:	616b      	str	r3, [r5, #20]
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ed6:	2320      	movs	r3, #32
 8008ed8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ee0:	2330      	movs	r3, #48	@ 0x30
 8008ee2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009080 <_svfiprintf_r+0x1e4>
 8008ee6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008eea:	f04f 0901 	mov.w	r9, #1
 8008eee:	4623      	mov	r3, r4
 8008ef0:	469a      	mov	sl, r3
 8008ef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ef6:	b10a      	cbz	r2, 8008efc <_svfiprintf_r+0x60>
 8008ef8:	2a25      	cmp	r2, #37	@ 0x25
 8008efa:	d1f9      	bne.n	8008ef0 <_svfiprintf_r+0x54>
 8008efc:	ebba 0b04 	subs.w	fp, sl, r4
 8008f00:	d00b      	beq.n	8008f1a <_svfiprintf_r+0x7e>
 8008f02:	465b      	mov	r3, fp
 8008f04:	4622      	mov	r2, r4
 8008f06:	4629      	mov	r1, r5
 8008f08:	4638      	mov	r0, r7
 8008f0a:	f7ff ff6b 	bl	8008de4 <__ssputs_r>
 8008f0e:	3001      	adds	r0, #1
 8008f10:	f000 80a7 	beq.w	8009062 <_svfiprintf_r+0x1c6>
 8008f14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f16:	445a      	add	r2, fp
 8008f18:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f000 809f 	beq.w	8009062 <_svfiprintf_r+0x1c6>
 8008f24:	2300      	movs	r3, #0
 8008f26:	f04f 32ff 	mov.w	r2, #4294967295
 8008f2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f2e:	f10a 0a01 	add.w	sl, sl, #1
 8008f32:	9304      	str	r3, [sp, #16]
 8008f34:	9307      	str	r3, [sp, #28]
 8008f36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f3c:	4654      	mov	r4, sl
 8008f3e:	2205      	movs	r2, #5
 8008f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f44:	484e      	ldr	r0, [pc, #312]	@ (8009080 <_svfiprintf_r+0x1e4>)
 8008f46:	f7f7 f983 	bl	8000250 <memchr>
 8008f4a:	9a04      	ldr	r2, [sp, #16]
 8008f4c:	b9d8      	cbnz	r0, 8008f86 <_svfiprintf_r+0xea>
 8008f4e:	06d0      	lsls	r0, r2, #27
 8008f50:	bf44      	itt	mi
 8008f52:	2320      	movmi	r3, #32
 8008f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f58:	0711      	lsls	r1, r2, #28
 8008f5a:	bf44      	itt	mi
 8008f5c:	232b      	movmi	r3, #43	@ 0x2b
 8008f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f62:	f89a 3000 	ldrb.w	r3, [sl]
 8008f66:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f68:	d015      	beq.n	8008f96 <_svfiprintf_r+0xfa>
 8008f6a:	9a07      	ldr	r2, [sp, #28]
 8008f6c:	4654      	mov	r4, sl
 8008f6e:	2000      	movs	r0, #0
 8008f70:	f04f 0c0a 	mov.w	ip, #10
 8008f74:	4621      	mov	r1, r4
 8008f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f7a:	3b30      	subs	r3, #48	@ 0x30
 8008f7c:	2b09      	cmp	r3, #9
 8008f7e:	d94b      	bls.n	8009018 <_svfiprintf_r+0x17c>
 8008f80:	b1b0      	cbz	r0, 8008fb0 <_svfiprintf_r+0x114>
 8008f82:	9207      	str	r2, [sp, #28]
 8008f84:	e014      	b.n	8008fb0 <_svfiprintf_r+0x114>
 8008f86:	eba0 0308 	sub.w	r3, r0, r8
 8008f8a:	fa09 f303 	lsl.w	r3, r9, r3
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	9304      	str	r3, [sp, #16]
 8008f92:	46a2      	mov	sl, r4
 8008f94:	e7d2      	b.n	8008f3c <_svfiprintf_r+0xa0>
 8008f96:	9b03      	ldr	r3, [sp, #12]
 8008f98:	1d19      	adds	r1, r3, #4
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	9103      	str	r1, [sp, #12]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	bfbb      	ittet	lt
 8008fa2:	425b      	neglt	r3, r3
 8008fa4:	f042 0202 	orrlt.w	r2, r2, #2
 8008fa8:	9307      	strge	r3, [sp, #28]
 8008faa:	9307      	strlt	r3, [sp, #28]
 8008fac:	bfb8      	it	lt
 8008fae:	9204      	strlt	r2, [sp, #16]
 8008fb0:	7823      	ldrb	r3, [r4, #0]
 8008fb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fb4:	d10a      	bne.n	8008fcc <_svfiprintf_r+0x130>
 8008fb6:	7863      	ldrb	r3, [r4, #1]
 8008fb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fba:	d132      	bne.n	8009022 <_svfiprintf_r+0x186>
 8008fbc:	9b03      	ldr	r3, [sp, #12]
 8008fbe:	1d1a      	adds	r2, r3, #4
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	9203      	str	r2, [sp, #12]
 8008fc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fc8:	3402      	adds	r4, #2
 8008fca:	9305      	str	r3, [sp, #20]
 8008fcc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009090 <_svfiprintf_r+0x1f4>
 8008fd0:	7821      	ldrb	r1, [r4, #0]
 8008fd2:	2203      	movs	r2, #3
 8008fd4:	4650      	mov	r0, sl
 8008fd6:	f7f7 f93b 	bl	8000250 <memchr>
 8008fda:	b138      	cbz	r0, 8008fec <_svfiprintf_r+0x150>
 8008fdc:	9b04      	ldr	r3, [sp, #16]
 8008fde:	eba0 000a 	sub.w	r0, r0, sl
 8008fe2:	2240      	movs	r2, #64	@ 0x40
 8008fe4:	4082      	lsls	r2, r0
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	3401      	adds	r4, #1
 8008fea:	9304      	str	r3, [sp, #16]
 8008fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ff0:	4824      	ldr	r0, [pc, #144]	@ (8009084 <_svfiprintf_r+0x1e8>)
 8008ff2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ff6:	2206      	movs	r2, #6
 8008ff8:	f7f7 f92a 	bl	8000250 <memchr>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d036      	beq.n	800906e <_svfiprintf_r+0x1d2>
 8009000:	4b21      	ldr	r3, [pc, #132]	@ (8009088 <_svfiprintf_r+0x1ec>)
 8009002:	bb1b      	cbnz	r3, 800904c <_svfiprintf_r+0x1b0>
 8009004:	9b03      	ldr	r3, [sp, #12]
 8009006:	3307      	adds	r3, #7
 8009008:	f023 0307 	bic.w	r3, r3, #7
 800900c:	3308      	adds	r3, #8
 800900e:	9303      	str	r3, [sp, #12]
 8009010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009012:	4433      	add	r3, r6
 8009014:	9309      	str	r3, [sp, #36]	@ 0x24
 8009016:	e76a      	b.n	8008eee <_svfiprintf_r+0x52>
 8009018:	fb0c 3202 	mla	r2, ip, r2, r3
 800901c:	460c      	mov	r4, r1
 800901e:	2001      	movs	r0, #1
 8009020:	e7a8      	b.n	8008f74 <_svfiprintf_r+0xd8>
 8009022:	2300      	movs	r3, #0
 8009024:	3401      	adds	r4, #1
 8009026:	9305      	str	r3, [sp, #20]
 8009028:	4619      	mov	r1, r3
 800902a:	f04f 0c0a 	mov.w	ip, #10
 800902e:	4620      	mov	r0, r4
 8009030:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009034:	3a30      	subs	r2, #48	@ 0x30
 8009036:	2a09      	cmp	r2, #9
 8009038:	d903      	bls.n	8009042 <_svfiprintf_r+0x1a6>
 800903a:	2b00      	cmp	r3, #0
 800903c:	d0c6      	beq.n	8008fcc <_svfiprintf_r+0x130>
 800903e:	9105      	str	r1, [sp, #20]
 8009040:	e7c4      	b.n	8008fcc <_svfiprintf_r+0x130>
 8009042:	fb0c 2101 	mla	r1, ip, r1, r2
 8009046:	4604      	mov	r4, r0
 8009048:	2301      	movs	r3, #1
 800904a:	e7f0      	b.n	800902e <_svfiprintf_r+0x192>
 800904c:	ab03      	add	r3, sp, #12
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	462a      	mov	r2, r5
 8009052:	4b0e      	ldr	r3, [pc, #56]	@ (800908c <_svfiprintf_r+0x1f0>)
 8009054:	a904      	add	r1, sp, #16
 8009056:	4638      	mov	r0, r7
 8009058:	f3af 8000 	nop.w
 800905c:	1c42      	adds	r2, r0, #1
 800905e:	4606      	mov	r6, r0
 8009060:	d1d6      	bne.n	8009010 <_svfiprintf_r+0x174>
 8009062:	89ab      	ldrh	r3, [r5, #12]
 8009064:	065b      	lsls	r3, r3, #25
 8009066:	f53f af2d 	bmi.w	8008ec4 <_svfiprintf_r+0x28>
 800906a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800906c:	e72c      	b.n	8008ec8 <_svfiprintf_r+0x2c>
 800906e:	ab03      	add	r3, sp, #12
 8009070:	9300      	str	r3, [sp, #0]
 8009072:	462a      	mov	r2, r5
 8009074:	4b05      	ldr	r3, [pc, #20]	@ (800908c <_svfiprintf_r+0x1f0>)
 8009076:	a904      	add	r1, sp, #16
 8009078:	4638      	mov	r0, r7
 800907a:	f000 f879 	bl	8009170 <_printf_i>
 800907e:	e7ed      	b.n	800905c <_svfiprintf_r+0x1c0>
 8009080:	0800959c 	.word	0x0800959c
 8009084:	080095a6 	.word	0x080095a6
 8009088:	00000000 	.word	0x00000000
 800908c:	08008de5 	.word	0x08008de5
 8009090:	080095a2 	.word	0x080095a2

08009094 <_printf_common>:
 8009094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009098:	4616      	mov	r6, r2
 800909a:	4698      	mov	r8, r3
 800909c:	688a      	ldr	r2, [r1, #8]
 800909e:	690b      	ldr	r3, [r1, #16]
 80090a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090a4:	4293      	cmp	r3, r2
 80090a6:	bfb8      	it	lt
 80090a8:	4613      	movlt	r3, r2
 80090aa:	6033      	str	r3, [r6, #0]
 80090ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090b0:	4607      	mov	r7, r0
 80090b2:	460c      	mov	r4, r1
 80090b4:	b10a      	cbz	r2, 80090ba <_printf_common+0x26>
 80090b6:	3301      	adds	r3, #1
 80090b8:	6033      	str	r3, [r6, #0]
 80090ba:	6823      	ldr	r3, [r4, #0]
 80090bc:	0699      	lsls	r1, r3, #26
 80090be:	bf42      	ittt	mi
 80090c0:	6833      	ldrmi	r3, [r6, #0]
 80090c2:	3302      	addmi	r3, #2
 80090c4:	6033      	strmi	r3, [r6, #0]
 80090c6:	6825      	ldr	r5, [r4, #0]
 80090c8:	f015 0506 	ands.w	r5, r5, #6
 80090cc:	d106      	bne.n	80090dc <_printf_common+0x48>
 80090ce:	f104 0a19 	add.w	sl, r4, #25
 80090d2:	68e3      	ldr	r3, [r4, #12]
 80090d4:	6832      	ldr	r2, [r6, #0]
 80090d6:	1a9b      	subs	r3, r3, r2
 80090d8:	42ab      	cmp	r3, r5
 80090da:	dc26      	bgt.n	800912a <_printf_common+0x96>
 80090dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80090e0:	6822      	ldr	r2, [r4, #0]
 80090e2:	3b00      	subs	r3, #0
 80090e4:	bf18      	it	ne
 80090e6:	2301      	movne	r3, #1
 80090e8:	0692      	lsls	r2, r2, #26
 80090ea:	d42b      	bmi.n	8009144 <_printf_common+0xb0>
 80090ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80090f0:	4641      	mov	r1, r8
 80090f2:	4638      	mov	r0, r7
 80090f4:	47c8      	blx	r9
 80090f6:	3001      	adds	r0, #1
 80090f8:	d01e      	beq.n	8009138 <_printf_common+0xa4>
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	6922      	ldr	r2, [r4, #16]
 80090fe:	f003 0306 	and.w	r3, r3, #6
 8009102:	2b04      	cmp	r3, #4
 8009104:	bf02      	ittt	eq
 8009106:	68e5      	ldreq	r5, [r4, #12]
 8009108:	6833      	ldreq	r3, [r6, #0]
 800910a:	1aed      	subeq	r5, r5, r3
 800910c:	68a3      	ldr	r3, [r4, #8]
 800910e:	bf0c      	ite	eq
 8009110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009114:	2500      	movne	r5, #0
 8009116:	4293      	cmp	r3, r2
 8009118:	bfc4      	itt	gt
 800911a:	1a9b      	subgt	r3, r3, r2
 800911c:	18ed      	addgt	r5, r5, r3
 800911e:	2600      	movs	r6, #0
 8009120:	341a      	adds	r4, #26
 8009122:	42b5      	cmp	r5, r6
 8009124:	d11a      	bne.n	800915c <_printf_common+0xc8>
 8009126:	2000      	movs	r0, #0
 8009128:	e008      	b.n	800913c <_printf_common+0xa8>
 800912a:	2301      	movs	r3, #1
 800912c:	4652      	mov	r2, sl
 800912e:	4641      	mov	r1, r8
 8009130:	4638      	mov	r0, r7
 8009132:	47c8      	blx	r9
 8009134:	3001      	adds	r0, #1
 8009136:	d103      	bne.n	8009140 <_printf_common+0xac>
 8009138:	f04f 30ff 	mov.w	r0, #4294967295
 800913c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009140:	3501      	adds	r5, #1
 8009142:	e7c6      	b.n	80090d2 <_printf_common+0x3e>
 8009144:	18e1      	adds	r1, r4, r3
 8009146:	1c5a      	adds	r2, r3, #1
 8009148:	2030      	movs	r0, #48	@ 0x30
 800914a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800914e:	4422      	add	r2, r4
 8009150:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009154:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009158:	3302      	adds	r3, #2
 800915a:	e7c7      	b.n	80090ec <_printf_common+0x58>
 800915c:	2301      	movs	r3, #1
 800915e:	4622      	mov	r2, r4
 8009160:	4641      	mov	r1, r8
 8009162:	4638      	mov	r0, r7
 8009164:	47c8      	blx	r9
 8009166:	3001      	adds	r0, #1
 8009168:	d0e6      	beq.n	8009138 <_printf_common+0xa4>
 800916a:	3601      	adds	r6, #1
 800916c:	e7d9      	b.n	8009122 <_printf_common+0x8e>
	...

08009170 <_printf_i>:
 8009170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009174:	7e0f      	ldrb	r7, [r1, #24]
 8009176:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009178:	2f78      	cmp	r7, #120	@ 0x78
 800917a:	4691      	mov	r9, r2
 800917c:	4680      	mov	r8, r0
 800917e:	460c      	mov	r4, r1
 8009180:	469a      	mov	sl, r3
 8009182:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009186:	d807      	bhi.n	8009198 <_printf_i+0x28>
 8009188:	2f62      	cmp	r7, #98	@ 0x62
 800918a:	d80a      	bhi.n	80091a2 <_printf_i+0x32>
 800918c:	2f00      	cmp	r7, #0
 800918e:	f000 80d2 	beq.w	8009336 <_printf_i+0x1c6>
 8009192:	2f58      	cmp	r7, #88	@ 0x58
 8009194:	f000 80b9 	beq.w	800930a <_printf_i+0x19a>
 8009198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800919c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091a0:	e03a      	b.n	8009218 <_printf_i+0xa8>
 80091a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091a6:	2b15      	cmp	r3, #21
 80091a8:	d8f6      	bhi.n	8009198 <_printf_i+0x28>
 80091aa:	a101      	add	r1, pc, #4	@ (adr r1, 80091b0 <_printf_i+0x40>)
 80091ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091b0:	08009209 	.word	0x08009209
 80091b4:	0800921d 	.word	0x0800921d
 80091b8:	08009199 	.word	0x08009199
 80091bc:	08009199 	.word	0x08009199
 80091c0:	08009199 	.word	0x08009199
 80091c4:	08009199 	.word	0x08009199
 80091c8:	0800921d 	.word	0x0800921d
 80091cc:	08009199 	.word	0x08009199
 80091d0:	08009199 	.word	0x08009199
 80091d4:	08009199 	.word	0x08009199
 80091d8:	08009199 	.word	0x08009199
 80091dc:	0800931d 	.word	0x0800931d
 80091e0:	08009247 	.word	0x08009247
 80091e4:	080092d7 	.word	0x080092d7
 80091e8:	08009199 	.word	0x08009199
 80091ec:	08009199 	.word	0x08009199
 80091f0:	0800933f 	.word	0x0800933f
 80091f4:	08009199 	.word	0x08009199
 80091f8:	08009247 	.word	0x08009247
 80091fc:	08009199 	.word	0x08009199
 8009200:	08009199 	.word	0x08009199
 8009204:	080092df 	.word	0x080092df
 8009208:	6833      	ldr	r3, [r6, #0]
 800920a:	1d1a      	adds	r2, r3, #4
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	6032      	str	r2, [r6, #0]
 8009210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009214:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009218:	2301      	movs	r3, #1
 800921a:	e09d      	b.n	8009358 <_printf_i+0x1e8>
 800921c:	6833      	ldr	r3, [r6, #0]
 800921e:	6820      	ldr	r0, [r4, #0]
 8009220:	1d19      	adds	r1, r3, #4
 8009222:	6031      	str	r1, [r6, #0]
 8009224:	0606      	lsls	r6, r0, #24
 8009226:	d501      	bpl.n	800922c <_printf_i+0xbc>
 8009228:	681d      	ldr	r5, [r3, #0]
 800922a:	e003      	b.n	8009234 <_printf_i+0xc4>
 800922c:	0645      	lsls	r5, r0, #25
 800922e:	d5fb      	bpl.n	8009228 <_printf_i+0xb8>
 8009230:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009234:	2d00      	cmp	r5, #0
 8009236:	da03      	bge.n	8009240 <_printf_i+0xd0>
 8009238:	232d      	movs	r3, #45	@ 0x2d
 800923a:	426d      	negs	r5, r5
 800923c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009240:	4859      	ldr	r0, [pc, #356]	@ (80093a8 <_printf_i+0x238>)
 8009242:	230a      	movs	r3, #10
 8009244:	e011      	b.n	800926a <_printf_i+0xfa>
 8009246:	6821      	ldr	r1, [r4, #0]
 8009248:	6833      	ldr	r3, [r6, #0]
 800924a:	0608      	lsls	r0, r1, #24
 800924c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009250:	d402      	bmi.n	8009258 <_printf_i+0xe8>
 8009252:	0649      	lsls	r1, r1, #25
 8009254:	bf48      	it	mi
 8009256:	b2ad      	uxthmi	r5, r5
 8009258:	2f6f      	cmp	r7, #111	@ 0x6f
 800925a:	4853      	ldr	r0, [pc, #332]	@ (80093a8 <_printf_i+0x238>)
 800925c:	6033      	str	r3, [r6, #0]
 800925e:	bf14      	ite	ne
 8009260:	230a      	movne	r3, #10
 8009262:	2308      	moveq	r3, #8
 8009264:	2100      	movs	r1, #0
 8009266:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800926a:	6866      	ldr	r6, [r4, #4]
 800926c:	60a6      	str	r6, [r4, #8]
 800926e:	2e00      	cmp	r6, #0
 8009270:	bfa2      	ittt	ge
 8009272:	6821      	ldrge	r1, [r4, #0]
 8009274:	f021 0104 	bicge.w	r1, r1, #4
 8009278:	6021      	strge	r1, [r4, #0]
 800927a:	b90d      	cbnz	r5, 8009280 <_printf_i+0x110>
 800927c:	2e00      	cmp	r6, #0
 800927e:	d04b      	beq.n	8009318 <_printf_i+0x1a8>
 8009280:	4616      	mov	r6, r2
 8009282:	fbb5 f1f3 	udiv	r1, r5, r3
 8009286:	fb03 5711 	mls	r7, r3, r1, r5
 800928a:	5dc7      	ldrb	r7, [r0, r7]
 800928c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009290:	462f      	mov	r7, r5
 8009292:	42bb      	cmp	r3, r7
 8009294:	460d      	mov	r5, r1
 8009296:	d9f4      	bls.n	8009282 <_printf_i+0x112>
 8009298:	2b08      	cmp	r3, #8
 800929a:	d10b      	bne.n	80092b4 <_printf_i+0x144>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	07df      	lsls	r7, r3, #31
 80092a0:	d508      	bpl.n	80092b4 <_printf_i+0x144>
 80092a2:	6923      	ldr	r3, [r4, #16]
 80092a4:	6861      	ldr	r1, [r4, #4]
 80092a6:	4299      	cmp	r1, r3
 80092a8:	bfde      	ittt	le
 80092aa:	2330      	movle	r3, #48	@ 0x30
 80092ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80092b4:	1b92      	subs	r2, r2, r6
 80092b6:	6122      	str	r2, [r4, #16]
 80092b8:	f8cd a000 	str.w	sl, [sp]
 80092bc:	464b      	mov	r3, r9
 80092be:	aa03      	add	r2, sp, #12
 80092c0:	4621      	mov	r1, r4
 80092c2:	4640      	mov	r0, r8
 80092c4:	f7ff fee6 	bl	8009094 <_printf_common>
 80092c8:	3001      	adds	r0, #1
 80092ca:	d14a      	bne.n	8009362 <_printf_i+0x1f2>
 80092cc:	f04f 30ff 	mov.w	r0, #4294967295
 80092d0:	b004      	add	sp, #16
 80092d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	f043 0320 	orr.w	r3, r3, #32
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	4833      	ldr	r0, [pc, #204]	@ (80093ac <_printf_i+0x23c>)
 80092e0:	2778      	movs	r7, #120	@ 0x78
 80092e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	6831      	ldr	r1, [r6, #0]
 80092ea:	061f      	lsls	r7, r3, #24
 80092ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80092f0:	d402      	bmi.n	80092f8 <_printf_i+0x188>
 80092f2:	065f      	lsls	r7, r3, #25
 80092f4:	bf48      	it	mi
 80092f6:	b2ad      	uxthmi	r5, r5
 80092f8:	6031      	str	r1, [r6, #0]
 80092fa:	07d9      	lsls	r1, r3, #31
 80092fc:	bf44      	itt	mi
 80092fe:	f043 0320 	orrmi.w	r3, r3, #32
 8009302:	6023      	strmi	r3, [r4, #0]
 8009304:	b11d      	cbz	r5, 800930e <_printf_i+0x19e>
 8009306:	2310      	movs	r3, #16
 8009308:	e7ac      	b.n	8009264 <_printf_i+0xf4>
 800930a:	4827      	ldr	r0, [pc, #156]	@ (80093a8 <_printf_i+0x238>)
 800930c:	e7e9      	b.n	80092e2 <_printf_i+0x172>
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	f023 0320 	bic.w	r3, r3, #32
 8009314:	6023      	str	r3, [r4, #0]
 8009316:	e7f6      	b.n	8009306 <_printf_i+0x196>
 8009318:	4616      	mov	r6, r2
 800931a:	e7bd      	b.n	8009298 <_printf_i+0x128>
 800931c:	6833      	ldr	r3, [r6, #0]
 800931e:	6825      	ldr	r5, [r4, #0]
 8009320:	6961      	ldr	r1, [r4, #20]
 8009322:	1d18      	adds	r0, r3, #4
 8009324:	6030      	str	r0, [r6, #0]
 8009326:	062e      	lsls	r6, r5, #24
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	d501      	bpl.n	8009330 <_printf_i+0x1c0>
 800932c:	6019      	str	r1, [r3, #0]
 800932e:	e002      	b.n	8009336 <_printf_i+0x1c6>
 8009330:	0668      	lsls	r0, r5, #25
 8009332:	d5fb      	bpl.n	800932c <_printf_i+0x1bc>
 8009334:	8019      	strh	r1, [r3, #0]
 8009336:	2300      	movs	r3, #0
 8009338:	6123      	str	r3, [r4, #16]
 800933a:	4616      	mov	r6, r2
 800933c:	e7bc      	b.n	80092b8 <_printf_i+0x148>
 800933e:	6833      	ldr	r3, [r6, #0]
 8009340:	1d1a      	adds	r2, r3, #4
 8009342:	6032      	str	r2, [r6, #0]
 8009344:	681e      	ldr	r6, [r3, #0]
 8009346:	6862      	ldr	r2, [r4, #4]
 8009348:	2100      	movs	r1, #0
 800934a:	4630      	mov	r0, r6
 800934c:	f7f6 ff80 	bl	8000250 <memchr>
 8009350:	b108      	cbz	r0, 8009356 <_printf_i+0x1e6>
 8009352:	1b80      	subs	r0, r0, r6
 8009354:	6060      	str	r0, [r4, #4]
 8009356:	6863      	ldr	r3, [r4, #4]
 8009358:	6123      	str	r3, [r4, #16]
 800935a:	2300      	movs	r3, #0
 800935c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009360:	e7aa      	b.n	80092b8 <_printf_i+0x148>
 8009362:	6923      	ldr	r3, [r4, #16]
 8009364:	4632      	mov	r2, r6
 8009366:	4649      	mov	r1, r9
 8009368:	4640      	mov	r0, r8
 800936a:	47d0      	blx	sl
 800936c:	3001      	adds	r0, #1
 800936e:	d0ad      	beq.n	80092cc <_printf_i+0x15c>
 8009370:	6823      	ldr	r3, [r4, #0]
 8009372:	079b      	lsls	r3, r3, #30
 8009374:	d413      	bmi.n	800939e <_printf_i+0x22e>
 8009376:	68e0      	ldr	r0, [r4, #12]
 8009378:	9b03      	ldr	r3, [sp, #12]
 800937a:	4298      	cmp	r0, r3
 800937c:	bfb8      	it	lt
 800937e:	4618      	movlt	r0, r3
 8009380:	e7a6      	b.n	80092d0 <_printf_i+0x160>
 8009382:	2301      	movs	r3, #1
 8009384:	4632      	mov	r2, r6
 8009386:	4649      	mov	r1, r9
 8009388:	4640      	mov	r0, r8
 800938a:	47d0      	blx	sl
 800938c:	3001      	adds	r0, #1
 800938e:	d09d      	beq.n	80092cc <_printf_i+0x15c>
 8009390:	3501      	adds	r5, #1
 8009392:	68e3      	ldr	r3, [r4, #12]
 8009394:	9903      	ldr	r1, [sp, #12]
 8009396:	1a5b      	subs	r3, r3, r1
 8009398:	42ab      	cmp	r3, r5
 800939a:	dcf2      	bgt.n	8009382 <_printf_i+0x212>
 800939c:	e7eb      	b.n	8009376 <_printf_i+0x206>
 800939e:	2500      	movs	r5, #0
 80093a0:	f104 0619 	add.w	r6, r4, #25
 80093a4:	e7f5      	b.n	8009392 <_printf_i+0x222>
 80093a6:	bf00      	nop
 80093a8:	080095ad 	.word	0x080095ad
 80093ac:	080095be 	.word	0x080095be

080093b0 <memmove>:
 80093b0:	4288      	cmp	r0, r1
 80093b2:	b510      	push	{r4, lr}
 80093b4:	eb01 0402 	add.w	r4, r1, r2
 80093b8:	d902      	bls.n	80093c0 <memmove+0x10>
 80093ba:	4284      	cmp	r4, r0
 80093bc:	4623      	mov	r3, r4
 80093be:	d807      	bhi.n	80093d0 <memmove+0x20>
 80093c0:	1e43      	subs	r3, r0, #1
 80093c2:	42a1      	cmp	r1, r4
 80093c4:	d008      	beq.n	80093d8 <memmove+0x28>
 80093c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093ce:	e7f8      	b.n	80093c2 <memmove+0x12>
 80093d0:	4402      	add	r2, r0
 80093d2:	4601      	mov	r1, r0
 80093d4:	428a      	cmp	r2, r1
 80093d6:	d100      	bne.n	80093da <memmove+0x2a>
 80093d8:	bd10      	pop	{r4, pc}
 80093da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093e2:	e7f7      	b.n	80093d4 <memmove+0x24>

080093e4 <_sbrk_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4d06      	ldr	r5, [pc, #24]	@ (8009400 <_sbrk_r+0x1c>)
 80093e8:	2300      	movs	r3, #0
 80093ea:	4604      	mov	r4, r0
 80093ec:	4608      	mov	r0, r1
 80093ee:	602b      	str	r3, [r5, #0]
 80093f0:	f7f7 fef8 	bl	80011e4 <_sbrk>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	d102      	bne.n	80093fe <_sbrk_r+0x1a>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	b103      	cbz	r3, 80093fe <_sbrk_r+0x1a>
 80093fc:	6023      	str	r3, [r4, #0]
 80093fe:	bd38      	pop	{r3, r4, r5, pc}
 8009400:	20005460 	.word	0x20005460

08009404 <_realloc_r>:
 8009404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009408:	4680      	mov	r8, r0
 800940a:	4615      	mov	r5, r2
 800940c:	460c      	mov	r4, r1
 800940e:	b921      	cbnz	r1, 800941a <_realloc_r+0x16>
 8009410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009414:	4611      	mov	r1, r2
 8009416:	f7ff bc59 	b.w	8008ccc <_malloc_r>
 800941a:	b92a      	cbnz	r2, 8009428 <_realloc_r+0x24>
 800941c:	f7ff fbea 	bl	8008bf4 <_free_r>
 8009420:	2400      	movs	r4, #0
 8009422:	4620      	mov	r0, r4
 8009424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009428:	f000 f81a 	bl	8009460 <_malloc_usable_size_r>
 800942c:	4285      	cmp	r5, r0
 800942e:	4606      	mov	r6, r0
 8009430:	d802      	bhi.n	8009438 <_realloc_r+0x34>
 8009432:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009436:	d8f4      	bhi.n	8009422 <_realloc_r+0x1e>
 8009438:	4629      	mov	r1, r5
 800943a:	4640      	mov	r0, r8
 800943c:	f7ff fc46 	bl	8008ccc <_malloc_r>
 8009440:	4607      	mov	r7, r0
 8009442:	2800      	cmp	r0, #0
 8009444:	d0ec      	beq.n	8009420 <_realloc_r+0x1c>
 8009446:	42b5      	cmp	r5, r6
 8009448:	462a      	mov	r2, r5
 800944a:	4621      	mov	r1, r4
 800944c:	bf28      	it	cs
 800944e:	4632      	movcs	r2, r6
 8009450:	f7ff fbc2 	bl	8008bd8 <memcpy>
 8009454:	4621      	mov	r1, r4
 8009456:	4640      	mov	r0, r8
 8009458:	f7ff fbcc 	bl	8008bf4 <_free_r>
 800945c:	463c      	mov	r4, r7
 800945e:	e7e0      	b.n	8009422 <_realloc_r+0x1e>

08009460 <_malloc_usable_size_r>:
 8009460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009464:	1f18      	subs	r0, r3, #4
 8009466:	2b00      	cmp	r3, #0
 8009468:	bfbc      	itt	lt
 800946a:	580b      	ldrlt	r3, [r1, r0]
 800946c:	18c0      	addlt	r0, r0, r3
 800946e:	4770      	bx	lr

08009470 <_init>:
 8009470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009472:	bf00      	nop
 8009474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009476:	bc08      	pop	{r3}
 8009478:	469e      	mov	lr, r3
 800947a:	4770      	bx	lr

0800947c <_fini>:
 800947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947e:	bf00      	nop
 8009480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009482:	bc08      	pop	{r3}
 8009484:	469e      	mov	lr, r3
 8009486:	4770      	bx	lr
