// Seed: 3767359622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_5 = 1'd0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire  id_2
);
  assign id_4 = id_2 == id_0;
  wire  id_5;
  uwire id_6;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  assign id_6 = id_2 > 1 ? id_2 : 1'b0;
  assign (highz1, pull0) id_4 = 1 + 1;
  for (id_7 = id_7; 1; id_4 = id_4++ == (1 == 1)) tri id_8 = 1;
endmodule
