{"max_resources":[37036,50000,182,144],"name":"System","children":[{"total_kernel_resources":[3923,3092,12,7.5],"name":"rgb_to_hv","data":[3922.9999,3091.99999,12,7.5],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[8,58,2,0]},{"name":"Component call","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 24 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"Component return","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"No Source Line","data":[2618,2516,5,0],"type":"resource","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2549,2502,5,0]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"And","data":[1,1,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Channel Read","data":[1,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Channel Write","data":[3,2,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[33,3,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[31,8,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:18","debug":[[{"filename":"rgb_to_hsv.c","line":18}]],"replace_name":"true","type":"resource","data":[22,2,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":18},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:18 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[22,2,0,0],"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":18}]],"type":"resource","data":[22,2,0,0]}]}]},{"name":"rgb_to_hsv.c:20","debug":[[{"filename":"rgb_to_hsv.c","line":20}]],"replace_name":"true","type":"resource","data":[11,1,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":20},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:20 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[11,1,0,0],"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":20}]],"type":"resource","data":[11,1,0,0]}]}]},{"name":"rgb_to_hsv.c:23","debug":[[{"filename":"rgb_to_hsv.c","line":23}]],"replace_name":"true","type":"resource","data":[26.3333,5.33333,0,0],"children":[{"count":6,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":23}]],"type":"resource","data":[26.3333,5.33333,0,0]}]},{"name":"rgb_to_hsv.c:29","debug":[[{"filename":"rgb_to_hsv.c","line":29}]],"replace_name":"true","type":"resource","data":[11,1,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":29},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:29 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[11,1,0,0],"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":29}]],"type":"resource","data":[11,1,0,0]}]}]},{"name":"rgb_to_hsv.c:34","debug":[[{"filename":"rgb_to_hsv.c","line":34}]],"replace_name":"true","type":"resource","data":[26.3333,5.33333,0,0],"children":[{"count":6,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":34}]],"type":"resource","data":[26.3333,5.33333,0,0]}]},{"name":"rgb_to_hsv.c:40","debug":[[{"filename":"rgb_to_hsv.c","line":40}]],"replace_name":"true","type":"resource","data":[22,2,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":40},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:40 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[22,2,0,0],"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":40}]],"type":"resource","data":[22,2,0,0]}]}]},{"name":"rgb_to_hsv.c:45","debug":[[{"filename":"rgb_to_hsv.c","line":45}]],"replace_name":"true","type":"resource","data":[19.3333,5.33333,0,0],"children":[{"count":4,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":45}]],"type":"resource","data":[19.3333,5.33333,0,0]}]},{"name":"rgb_to_hsv.c:56","debug":[[{"filename":"rgb_to_hsv.c","line":56}]],"replace_name":"true","type":"resource","data":[12,1,0,0],"children":[{"count":1,"name":"8-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":56}]],"type":"resource","data":[9,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":56}]],"type":"resource","data":[3,1,0,0]}]},{"name":"rgb_to_hsv.c:67","debug":[[{"filename":"rgb_to_hsv.c","line":67}]],"replace_name":"true","type":"resource","data":[7.5,1.5,0,0],"children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":67}]],"type":"resource","data":[1,1,0,0]},{"name":"rgb_to_hsv.c:67 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":67},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":67}]],"type":"resource","data":[0.5,0.5,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":67}]],"type":"resource","data":[6,0,0,0]}],"data":[6.5,0.5,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:68","debug":[[{"filename":"rgb_to_hsv.c","line":68}]],"replace_name":"true","type":"resource","data":[5,2,0,0],"children":[{"count":2,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":68}]],"type":"resource","data":[2,2,0,0]},{"name":"rgb_to_hsv.c:68 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":68},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":68}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:69","debug":[[{"filename":"rgb_to_hsv.c","line":69}]],"replace_name":"true","type":"resource","data":[5,2,0,0],"children":[{"count":3,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":69}]],"type":"resource","data":[2,2,0,0]},{"name":"rgb_to_hsv.c:69 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":69},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":69}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:70","debug":[[{"filename":"rgb_to_hsv.c","line":70}]],"replace_name":"true","type":"resource","data":[5.5,2.5,0,0],"children":[{"count":6,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":70}]],"type":"resource","data":[2.5,2.5,0,0]},{"name":"rgb_to_hsv.c:70 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":70},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":70}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:71","debug":[[{"filename":"rgb_to_hsv.c","line":71}]],"replace_name":"true","type":"resource","data":[84,1,0,0],"children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":71}]],"type":"resource","data":[1,1,0,0]},{"count":12,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":71}]],"type":"resource","data":[80,0,0,0]},{"name":"rgb_to_hsv.c:71 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":71},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":71}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:98","debug":[[{"filename":"rgb_to_hsv.c","line":98}]],"replace_name":"true","type":"resource","data":[9,0,0,0],"children":[{"count":1,"name":"8-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":98}]],"type":"resource","data":[9,0,0,0]}]},{"name":"rgb_to_hsv.c:101","debug":[[{"filename":"rgb_to_hsv.c","line":101}]],"replace_name":"true","type":"resource","data":[973,486,5,7.5],"children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"rgb_to_hsv.c","line":101}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"rgb_to_hsv.c","line":101}]],"type":"resource","data":[933,486,5,7.5]},{"name":"rgb_to_hsv.c:101 > ac_int.h:1490 > \nac_int.h:1089 > ac_int.h:593","debug":[[{"filename":"rgb_to_hsv.c","line":101},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1490},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1089},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":593}]],"replace_name":true,"children":[{"count":1,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":101}]],"type":"resource","data":[7,0,0,0]}],"data":[7,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:103","debug":[[{"filename":"rgb_to_hsv.c","line":103}]],"replace_name":"true","type":"resource","data":[25,0,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":103},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2226},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1579},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":790}]],"name":"rgb_to_hsv.c:103 > ac_int.h:2226 > \nac_int.h:1579 > ac_int.h:790","type":"resource","data":[25,0,0,0],"children":[{"count":1,"name":"17-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":103}]],"type":"resource","data":[18,0,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":103}]],"type":"resource","data":[7,0,0,0]}]}]},{"name":"rgb_to_hsv.c:105","debug":[[{"filename":"rgb_to_hsv.c","line":105}]],"replace_name":"true","type":"resource","data":[33,0,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":105},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2226},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1573},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":785}]],"name":"rgb_to_hsv.c:105 > ac_int.h:2226 > \nac_int.h:1573 > ac_int.h:785","type":"resource","data":[33,0,0,0],"children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"rgb_to_hsv.c","line":105}]],"type":"resource","data":[33,0,0,0]}]}]}],"total_percent":[15.7212,10.5924,6.184,6.59341,5.55556],"type":"function","details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[3922.9999,3091.99999,12,7.5],"total_percent":[15.7212,10.5924,6.184,6.59341,5.55556],"total":[3923,3092,12,8],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}