# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do new_project_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {new_project_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity new_project
# -- Compiling architecture structure of new_project
# 
# vcom -93 -work work {C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/new_project.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity new_project
# -- Compiling architecture behave of new_project
# vcom -93 -work work {C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_bench_A
# -- Compiling architecture behavior of test_bench_A
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /uut=new_project_7_1200mv_85c_vhd_slow.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs="+acc"  test_bench_A
# vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /uut=new_project_7_1200mv_85c_vhd_slow.sdo -t 1ps test_bench_A 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_bench_a(behavior)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# ** Warning: (vsim-3473) Component instance "uut : testA" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_a File: C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd
# Loading instances from new_project_7_1200mv_85c_vhd_slow.sdo
# ** Error: (vsim-SDF-3250) new_project_7_1200mv_85c_vhd_slow.sdo(0): Failed to find INSTANCE '/uut'.
# 
# ** Error: (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# 
# ** Error: (vsim-SDF-3250) new_project_7_1200mv_85c_vhd_slow.sdo(0): Failed to find INSTANCE '/uut'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./new_project_run_msim_gate_vhdl.do PAUSED at line 13
vsim rtl_work.test_bench_a
# vsim rtl_work.test_bench_a 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.test_bench_a(behavior)
# ** Warning: (vsim-3473) Component instance "uut : testA" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_a File: C:/altera/13.0sp1/../../Users/Manu/Desktop/facu/T y DD II/LAB/test_bench_A.vhd
add wave -position end  sim:/test_bench_a/SW1
# WARNING: No extended dataflow license exists
