Reading OpenROAD database at '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/38-openroad-repairantennas/1-diodeinsertion/uart.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/foss/designs/uart/src/constrains.sdc'…
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   uart
Die area:                 ( 0 0 ) ( 85835 96555 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     372
Number of terminals:      36
Number of snets:          2
Number of nets:           265

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 146.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8914.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1222.
[INFO DRT-0033] via shape region query size = 140.
[INFO DRT-0033] met2 shape region query size = 84.
[INFO DRT-0033] via2 shape region query size = 112.
[INFO DRT-0033] met3 shape region query size = 118.
[INFO DRT-0033] via3 shape region query size = 112.
[INFO DRT-0033] met4 shape region query size = 34.
[INFO DRT-0033] via4 shape region query size = 2.
[INFO DRT-0033] met5 shape region query size = 6.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 576 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 140 unique inst patterns.
[INFO DRT-0084]   Complete 179 groups.
#scanned instances     = 372
#unique  instances     = 146
#stdCellGenAp          = 4543
#stdCellValidPlanarAp  = 42
#stdCellValidViaAp     = 3543
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 934
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:08, memory = 112.93 (MB), peak = 112.93 (MB)

Number of guides:     1969

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 12 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 672.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 521.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 287.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 34.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 959 vertical wires in 1 frboxes and 555 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 86 vertical wires in 1 frboxes and 157 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.71 (MB), peak = 117.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.12 (MB), peak = 118.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 126.04 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:03, memory = 133.15 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:05, memory = 144.55 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:06, memory = 153.70 (MB).
[INFO DRT-0199]   Number of violations = 142.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2     16      8     13
Min Hole             0      4      0      0
Recheck              0     33      5      0
Short                0     58      3      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 509.81 (MB), peak = 509.81 (MB)
Total wire length = 5324 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2631 um.
Total wire length on LAYER met2 = 2543 um.
Total wire length on LAYER met3 = 149 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1883.
Up-via summary (total 1883):.

-----------------------
 FR_MASTERSLICE       0
            li1     905
           met1     940
           met2      38
           met3       0
           met4       0
-----------------------
                   1883


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 142 violations.
    elapsed time = 00:00:00, memory = 509.81 (MB).
    Completing 20% with 142 violations.
    elapsed time = 00:00:00, memory = 509.81 (MB).
    Completing 30% with 138 violations.
    elapsed time = 00:00:01, memory = 530.88 (MB).
    Completing 40% with 112 violations.
    elapsed time = 00:00:01, memory = 530.88 (MB).
    Completing 50% with 112 violations.
    elapsed time = 00:00:02, memory = 532.42 (MB).
    Completing 60% with 90 violations.
    elapsed time = 00:00:04, memory = 532.42 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2   met3
Metal Spacing        3      1      9
Min Hole             1      0      0
Short               23      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 536.27 (MB), peak = 536.27 (MB)
Total wire length = 5293 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2614 um.
Total wire length on LAYER met2 = 2536 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1866.
Up-via summary (total 1866):.

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     928
           met2      34
           met3       0
           met4       0
-----------------------
                   1866


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 536.27 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 536.27 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 536.27 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 536.27 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 536.27 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:01, memory = 536.27 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:01, memory = 536.27 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:02, memory = 542.32 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:04, memory = 542.38 (MB).
    Completing 100% with 34 violations.
    elapsed time = 00:00:04, memory = 542.38 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3
Metal Spacing        7      1      8
Recheck              4      1      0
Short               18      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 542.38 (MB), peak = 557.65 (MB)
Total wire length = 5295 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2630 um.
Total wire length on LAYER met2 = 2519 um.
Total wire length on LAYER met3 = 146 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1881.
Up-via summary (total 1881):.

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     941
           met2      36
           met3       0
           met4       0
-----------------------
                   1881


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 542.38 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:01, memory = 543.67 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:01, memory = 550.24 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:02, memory = 550.24 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 550.24 (MB), peak = 557.65 (MB)
Total wire length = 5287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2532 um.
Total wire length on LAYER met2 = 2534 um.
Total wire length on LAYER met3 = 216 um.
Total wire length on LAYER met4 = 4 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1902.
Up-via summary (total 1902):.

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     946
           met2      46
           met3       6
           met4       0
-----------------------
                   1902


[INFO DRT-0198] Complete detail routing.
Total wire length = 5287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2532 um.
Total wire length on LAYER met2 = 2534 um.
Total wire length on LAYER met3 = 216 um.
Total wire length on LAYER met4 = 4 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1902.
Up-via summary (total 1902):.

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     946
           met2      46
           met3       6
           met4       0
-----------------------
                   1902


[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:19, memory = 550.24 (MB), peak = 557.65 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/40-openroad-detailedrouting/uart.odb'…
Writing netlist to '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/40-openroad-detailedrouting/uart.nl.v'…
Writing powered netlist to '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/40-openroad-detailedrouting/uart.pnl.v'…
Writing layout to '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/40-openroad-detailedrouting/uart.def'…
Writing timing constraints to '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/40-openroad-detailedrouting/uart.sdc'…
