library ieee;
use ieee.std_logic_1164.all;

entity display is
	port(
		num : in unsigned(3 downto 0);
		seg : out std_logic_vector(6 downto 0)
	);
end display;

architecture behavior of display is
begin
	process(num)
	begin
		case num is
			when "0000" => seg <= "0000001"; -- 0
			when "0001" => seg <= "1001111"; -- 1
			when "0010" => seg <= "0010010"; -- 2
			when "0011" => seg <= "0000110"; -- 3
			when "0100" => seg <= "1001100"; -- 4
			when "0101" => seg <= "0100100"; -- 5
			when "0110" => seg <= "0100000"; -- 6
			when "0111" => seg <= "0001111"; -- 7
			when "1000" => seg <= "0000000"; -- 8
			when "1001" => seg <= "0000100"; -- 9
			when others => seg <= "1111111"; -- Default to off
		end case;
	end process;
end behavior;
		
		
		