# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:19 on Oct 27,2018
# vcom -reportprogress 300 -2008 -explicit -work presynth X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/bootrom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bootrom
# -- Compiling architecture rtl of bootrom
# End time: 18:11:19 on Oct 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:19 on Oct 27,2018
# vlog -reportprogress 300 -vlog01compat -work presynth X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 18:11:20 on Oct 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:20 on Oct 27,2018
# vlog -reportprogress 300 -vlog01compat -work presynth X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v 
# -- Compiling module system
# 
# Top level modules:
# 	system
# End time: 18:11:20 on Oct 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:20 on Oct 27,2018
# vlog -reportprogress 300 "+incdir+X:/GIT/picorv32/boards/SMF2000/picorv32_test/stimulus" -vlog01compat -work presynth X:/GIT/picorv32/boards/SMF2000/picorv32_test/stimulus/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:11:20 on Oct 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -t 1fs presynth.tb 
# Start time: 18:11:20 on Oct 27,2018
# Loading presynth.tb
# Loading presynth.system
# Loading presynth.picorv32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading presynth.bootrom(rtl)
# ** Warning: (vsim-3017) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Too few port connections. Expected 27, found 15.
#    Time: 0 fs  Iteration: 0  Instance: /tb/system_0/picorv32_core File: X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/picorv32.v
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_valid'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_insn'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_rs1'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_rs2'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_wr'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_rd'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_wait'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'pcpi_ready'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'irq'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'eoi'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'trace_valid'.
# ** Warning: (vsim-3722) X:/GIT/picorv32/boards/SMF2000/picorv32_test/hdl/system.v(39): [TFMPC] - Missing connection for port 'trace_data'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 fs  Iteration: 0  Instance: /tb/system_0/my_bootstrap
