Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Programing/ComputerOrganization/P5/P5V6/mips_tb_isim_beh.exe -prj D:/Programing/ComputerOrganization/P5/P5V6/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/W_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/NPC.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/M_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/IFU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/GRF.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/E_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/EXT.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/D_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/DM.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/Controller.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/CMP.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/ALU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" into library work
WARNING:HDLCompiler:35 - "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" Line 371: <en> is already implicitly declared earlier.
Analyzing Verilog file "D:/Programing/ComputerOrganization/P5/P5V6/mips_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" Line 148: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" Line 238: Port Imm16 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" Line 282: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" Line 296: Port MemRead is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P5/P5V6/mips.v" Line 326: Port shamt is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 160536 KB
Fuse CPU Usage: 218 ms
Compiling module IFU
Compiling module D_REG
Compiling module Controller
Compiling module CMP
Compiling module NPC
Compiling module GRF
Compiling module EXT
Compiling module E_REG
Compiling module ALU
Compiling module M_REG
Compiling module DM
Compiling module W_REG
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable D:/Programing/ComputerOrganization/P5/P5V6/mips_tb_isim_beh.exe
Fuse Memory Usage: 171408 KB
Fuse CPU Usage: 343 ms
