HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:ants_master
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(31);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/31||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(34);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/34||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/57||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||ants_master.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/138||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG532 ||@W:Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored||ants_master.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/148||n64_read_module.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_read_module.v'/linenumber/29
Implementation;Synthesis|| CG133 ||@W:No assignment to error||ants_master.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/149||n64_read_module.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_read_module.v'/linenumber/24
Implementation;Synthesis|| CG532 ||@W:Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored||ants_master.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/156||servo_hdl.v(171);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/171
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of PADDR[31:0] are unused||ants_master.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/161||servo_hdl.v(11);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/11
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[21] is always 0, optimizing ...||ants_master.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/163||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[22] is always 0, optimizing ...||ants_master.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/164||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[23] is always 0, optimizing ...||ants_master.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/165||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[24] is always 0, optimizing ...||ants_master.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/166||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[25] is always 0, optimizing ...||ants_master.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/167||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[26] is always 0, optimizing ...||ants_master.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/168||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[27] is always 0, optimizing ...||ants_master.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/169||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[28] is always 0, optimizing ...||ants_master.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/170||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[29] is always 0, optimizing ...||ants_master.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/171||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[30] is always 0, optimizing ...||ants_master.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/172||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[31] is always 0, optimizing ...||ants_master.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/173||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 21 of time_count[31:0] ||ants_master.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/174||servo_hdl.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\servo_hdl.v'/linenumber/182
Implementation;Synthesis|| CL189 ||@W:Register bit command_byte[0] is always 1, optimizing ...||ants_master.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/176||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[17] is always 0, optimizing ...||ants_master.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/177||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[18] is always 0, optimizing ...||ants_master.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/178||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[19] is always 0, optimizing ...||ants_master.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/179||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[20] is always 0, optimizing ...||ants_master.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/180||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[21] is always 0, optimizing ...||ants_master.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/181||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[22] is always 0, optimizing ...||ants_master.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/182||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[23] is always 0, optimizing ...||ants_master.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/183||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 17 of long_count[23:0] ||ants_master.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/184||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of command_byte[7:0] ||ants_master.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/186||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 2 of command_byte[7:1] ||ants_master.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/188||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of PADDR[31:0] are unused||ants_master.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/191||n64_apb_interface.v(11);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\hdl\n64_apb_interface.v'/linenumber/11
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||ants_master.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/193||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis|| CL159 ||@W:Input PRESETN is unused||ants_master.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/194||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis|| CL159 ||@W:Input PCLK is unused||ants_master.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/195||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS2 is unused||ants_master.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/196||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS3 is unused||ants_master.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/197||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS4 is unused||ants_master.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/198||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS5 is unused||ants_master.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/199||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS6 is unused||ants_master.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/200||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS7 is unused||ants_master.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/201||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS8 is unused||ants_master.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/202||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS9 is unused||ants_master.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/203||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS10 is unused||ants_master.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/204||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS11 is unused||ants_master.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/205||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS12 is unused||ants_master.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/206||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS13 is unused||ants_master.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/207||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS14 is unused||ants_master.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/208||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS15 is unused||ants_master.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/209||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis|| CL159 ||@W:Input PREADYS2 is unused||ants_master.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/210||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis|| CL159 ||@W:Input PREADYS3 is unused||ants_master.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/211||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis|| CL159 ||@W:Input PREADYS4 is unused||ants_master.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/212||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis|| CL159 ||@W:Input PREADYS5 is unused||ants_master.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\synthesis\ants_master.srr'/linenumber/213||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\jknudson\Desktop\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||(null)||Please refer to the log file for details about 100 Warning(s)||ants_master.srr;liberoaction://open_report/file/ants_master.srr||(null);(null)
Implementation;Compile;RootName:ants_master
Implementation;Compile||(null)||Please refer to the log file for details about 272 Warning(s) , 1 Info(s)||ants_master_compile_log.rpt;liberoaction://open_report/file/ants_master_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:ants_master
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||ants_master_placeroute_log.rpt;liberoaction://open_report/file/ants_master_placeroute_log.rpt||(null);(null)
