// Seed: 1357882189
module module_0;
endmodule
module module_1 (
    output tri1  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  tri1  id_8,
    input  wand  id_9
);
  parameter id_11 = 1'h0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0  = 32'd34,
    parameter id_11 = 32'd81,
    parameter id_4  = 32'd6
) (
    input wor _id_0,
    output uwire id_1,
    output wand id_2,
    input tri id_3
    , id_9, id_10,
    input supply0 _id_4,
    input wor id_5,
    input wand id_6,
    output wor id_7
);
  logic [id_0 : 1] _id_11, id_12;
  assign id_10 = -1;
  assign id_7  = id_10;
  assign id_7  = id_9;
  wire [id_11 : id_0  ==  id_11  -  id_4] id_13;
  wire id_14;
  wire id_15 = id_11;
  module_0 modCall_1 ();
endmodule
