<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>optimization | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/optimization/</link><atom:link href="https://uoftactuarial.github.io/tag/optimization/index.xml" rel="self" type="application/rss+xml"/><description>optimization</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sat, 01 Oct 2016 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_512x512_fill_lanczos_center_2.png</url><title>optimization</title><link>https://uoftactuarial.github.io/tag/optimization/</link></image><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>https://uoftactuarial.github.io/publication/dubikhin-design-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/dubikhin-design-2016/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>https://uoftactuarial.github.io/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yoneda-synthesis-2007/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>https://uoftactuarial.github.io/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nelson-efficient-2003/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>https://uoftactuarial.github.io/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>https://uoftactuarial.github.io/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/mercer-stochastic-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>https://uoftactuarial.github.io/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/thacker-timed-1999/</guid><description/></item></channel></rss>