/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [21:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_14z ? celloutsig_1_8z[6] : celloutsig_1_9z[12];
  assign celloutsig_0_10z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_1_7z = !(celloutsig_1_0z[3] ? celloutsig_1_0z[2] : celloutsig_1_3z);
  assign celloutsig_1_18z = !(celloutsig_1_5z ? celloutsig_1_17z[4] : celloutsig_1_15z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_4z ^ celloutsig_1_6z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z ^ celloutsig_0_9z);
  reg [4:0] _10_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 5'h00;
    else _10_ <= in_data[84:80];
  assign { _01_[4:2], _00_, _01_[0] } = _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 9'h000;
    else _02_ <= { in_data[53:48], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[85:67], celloutsig_0_1z, celloutsig_0_1z } == in_data[66:46];
  assign celloutsig_1_1z = in_data[131:129] == celloutsig_1_0z[3:1];
  assign celloutsig_1_4z = { in_data[160:159], celloutsig_1_3z, celloutsig_1_3z } == celloutsig_1_0z;
  assign celloutsig_1_6z = { in_data[110:109], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z } == { in_data[136], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } > { celloutsig_0_8z[2:0], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_19z = { in_data[76:70], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_8z } > { celloutsig_0_16z[5:0], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_1_15z = ! { in_data[112:111], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_7z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = ! { in_data[66:62], celloutsig_0_7z };
  assign celloutsig_0_37z = celloutsig_0_27z[15] & ~(celloutsig_0_19z);
  assign celloutsig_1_2z = celloutsig_1_0z[3] & ~(celloutsig_1_0z[3]);
  assign celloutsig_1_14z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_1_19z = celloutsig_1_2z & ~(celloutsig_1_1z);
  assign celloutsig_0_11z = celloutsig_0_9z & ~(celloutsig_0_8z[2]);
  assign celloutsig_0_1z = in_data[14] & ~(celloutsig_0_0z);
  assign celloutsig_0_21z = celloutsig_0_9z & ~(celloutsig_0_2z);
  assign celloutsig_0_42z = celloutsig_0_31z[3:0] % { 1'h1, _01_[3:2], _00_ };
  assign celloutsig_0_43z = { celloutsig_0_14z[10], celloutsig_0_3z, celloutsig_0_21z } % { 1'h1, celloutsig_0_37z, in_data[0] };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[23:19], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[50:46] % { 1'h1, celloutsig_0_6z[4:1] };
  assign celloutsig_0_23z = & { _00_, celloutsig_0_13z, _01_[4:2], _01_[0], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_25z = & _02_[8:3];
  assign celloutsig_0_2z = & in_data[59:46];
  assign celloutsig_1_3z = ^ { in_data[102:99], celloutsig_1_0z };
  assign celloutsig_1_5z = ^ { in_data[125:112], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_15z = ^ { celloutsig_0_14z[6:2], celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[90:84], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z } >> { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_16z = celloutsig_0_14z[9:3] >> { in_data[46:42], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[103:100] <<< in_data[101:98];
  assign celloutsig_1_17z = { in_data[191:189], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_16z } <<< { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_27z = { in_data[76:66], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_8z } <<< { celloutsig_0_8z[4:2], celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_13z, _02_, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_21z };
  assign celloutsig_1_8z = { in_data[181:176], celloutsig_1_2z } ~^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_9z, _01_[4:2], _00_, _01_[0], celloutsig_0_15z, celloutsig_0_8z } ~^ { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_31z = { celloutsig_0_18z[10:8], celloutsig_0_2z, celloutsig_0_14z } ~^ { celloutsig_0_18z[6:3], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_0z = ~((in_data[67] & in_data[32]) | (in_data[27] & in_data[32]));
  assign celloutsig_0_26z = ~((celloutsig_0_14z[7] & celloutsig_0_7z) | (celloutsig_0_9z & _02_[1]));
  assign { celloutsig_1_9z[2:0], celloutsig_1_9z[4], celloutsig_1_9z[14:5] } = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[139:130] } ~^ { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign _01_[1] = _00_;
  assign celloutsig_1_9z[3] = 1'h1;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
