

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_CHANNEL_KERN_I'
================================================================
* Date:           Wed Mar 22 12:24:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I  |       26|       26|         7|          1|          1|    21|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|  18104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|    2271|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2271|  18258|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       2|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_2ns_6ns_6ns_8_1_1_U33  |mac_muladd_2ns_6ns_6ns_8_1_1  |  i0 * i1 + i2|
    |mul_mul_16s_16s_29_1_1_U34        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    |mul_mul_16s_16s_29_1_1_U35        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    |mul_mul_16s_16s_29_1_1_U36        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    |mul_mul_16s_16s_29_1_1_U37        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    |mul_mul_16s_16s_29_1_1_U38        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    |mul_mul_16s_16s_29_1_1_U39        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    |mul_mul_16s_16s_29_1_1_U40        |mul_mul_16s_16s_29_1_1        |       i0 * i1|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln1319_1_fu_394_p2   |         +|   0|  0|    14|           7|           7|
    |add_ln1319_fu_337_p2     |         +|   0|  0|    14|           7|           7|
    |add_ln46_1_fu_456_p2     |         +|   0|  0|    14|           7|           1|
    |add_ln46_2_fu_466_p2     |         +|   0|  0|    14|           7|           2|
    |add_ln46_3_fu_476_p2     |         +|   0|  0|    14|           7|           2|
    |add_ln46_4_fu_486_p2     |         +|   0|  0|    14|           7|           3|
    |add_ln46_5_fu_496_p2     |         +|   0|  0|    14|           7|           3|
    |add_ln46_6_fu_506_p2     |         +|   0|  0|    14|           7|           3|
    |add_ln46_7_fu_361_p2     |         +|   0|  0|    13|           5|           1|
    |add_ln46_fu_370_p2       |         +|   0|  0|    10|           2|           1|
    |add_ln52_fu_428_p2       |         +|   0|  0|    11|           3|           1|
    |add_ln859_1_fu_843_p2    |         +|   0|  0|    16|          16|          16|
    |add_ln859_2_fu_849_p2    |         +|   0|  0|    23|          16|          16|
    |add_ln859_3_fu_855_p2    |         +|   0|  0|    16|          16|          16|
    |add_ln859_4_fu_861_p2    |         +|   0|  0|    16|          16|          16|
    |add_ln859_5_fu_875_p2    |         +|   0|  0|    16|          16|          16|
    |add_ln859_6_fu_879_p2    |         +|   0|  0|    16|          16|          16|
    |add_ln859_fu_837_p2      |         +|   0|  0|    16|          16|          16|
    |empty_40_fu_519_p2       |         +|   0|  0|    14|           6|           6|
    |sub_ln1319_1_fu_349_p2   |         -|   0|  0|    14|           7|           7|
    |sub_ln1319_2_fu_406_p2   |         -|   0|  0|    14|           7|           7|
    |icmp_ln46_fu_355_p2      |      icmp|   0|  0|     9|           5|           5|
    |icmp_ln52_fu_376_p2      |      icmp|   0|  0|     8|           3|           2|
    |lshr_ln1317_1_fu_567_p2  |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1317_2_fu_592_p2  |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1317_3_fu_617_p2  |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1317_4_fu_642_p2  |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1317_5_fu_667_p2  |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1317_6_fu_692_p2  |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1317_fu_542_p2    |      lshr|   0|  0|  2171|         736|         736|
    |lshr_ln1319_1_fu_580_p2  |      lshr|   0|  0|   367|         112|         112|
    |lshr_ln1319_2_fu_605_p2  |      lshr|   0|  0|   367|         112|         112|
    |lshr_ln1319_3_fu_630_p2  |      lshr|   0|  0|   367|         112|         112|
    |lshr_ln1319_4_fu_655_p2  |      lshr|   0|  0|   367|         112|         112|
    |lshr_ln1319_5_fu_680_p2  |      lshr|   0|  0|   367|         112|         112|
    |lshr_ln1319_6_fu_705_p2  |      lshr|   0|  0|   367|         112|         112|
    |lshr_ln1319_fu_555_p2    |      lshr|   0|  0|   367|         112|         112|
    |select_ln46_1_fu_412_p3  |    select|   0|  0|     2|           1|           2|
    |select_ln46_2_fu_420_p3  |    select|   0|  0|     7|           1|           7|
    |select_ln46_fu_382_p3    |    select|   0|  0|     3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 18104|        6146|        6118|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_chan_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_i_load                  |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten249_load  |   9|          2|    5|         10|
    |chan_fu_118                              |   9|          2|    2|          4|
    |i_fu_110                                 |   9|          2|    3|          6|
    |indvar_flatten249_fu_122                 |   9|          2|    5|         10|
    |p_lcssa14_fu_114                         |   9|          2|  112|        224|
    |val_V_fu_106                             |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|  150|        300|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln859_1_reg_1242              |   16|   0|   16|          0|
    |add_ln859_4_reg_1247              |   16|   0|   16|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |chan_fu_118                       |    2|   0|    2|          0|
    |conv_in_buf_V_load_reg_1126       |  736|   0|  736|          0|
    |conv_wt_buf_V_load_1_reg_1096     |  112|   0|  112|          0|
    |conv_wt_buf_V_load_2_reg_1101     |  112|   0|  112|          0|
    |conv_wt_buf_V_load_3_reg_1106     |  112|   0|  112|          0|
    |conv_wt_buf_V_load_4_reg_1111     |  112|   0|  112|          0|
    |conv_wt_buf_V_load_5_reg_1116     |  112|   0|  112|          0|
    |conv_wt_buf_V_load_6_reg_1121     |  112|   0|  112|          0|
    |conv_wt_buf_V_load_reg_1091       |  112|   0|  112|          0|
    |i_fu_110                          |    3|   0|    3|          0|
    |icmp_ln46_reg_1025                |    1|   0|    1|          0|
    |indvar_flatten249_fu_122          |    5|   0|    5|          0|
    |mul_ln864_1_reg_1212              |   29|   0|   29|          0|
    |mul_ln864_2_reg_1217              |   29|   0|   29|          0|
    |mul_ln864_3_reg_1222              |   29|   0|   29|          0|
    |mul_ln864_4_reg_1227              |   29|   0|   29|          0|
    |mul_ln864_5_reg_1232              |   29|   0|   29|          0|
    |mul_ln864_6_reg_1237              |   29|   0|   29|          0|
    |mul_ln864_reg_1207                |   29|   0|   29|          0|
    |p_lcssa14_fu_114                  |  112|   0|  112|          0|
    |select_ln46_1_reg_1035            |    2|   0|    2|          0|
    |select_ln46_2_reg_1040            |    7|   0|    7|          0|
    |select_ln46_reg_1029              |    3|   0|    3|          0|
    |trunc_ln1317_1_reg_1147           |   16|   0|   16|          0|
    |trunc_ln1317_2_reg_1157           |   16|   0|   16|          0|
    |trunc_ln1317_3_reg_1167           |   16|   0|   16|          0|
    |trunc_ln1317_4_reg_1177           |   16|   0|   16|          0|
    |trunc_ln1317_5_reg_1187           |   16|   0|   16|          0|
    |trunc_ln1317_6_reg_1197           |   16|   0|   16|          0|
    |trunc_ln1317_reg_1137             |   16|   0|   16|          0|
    |trunc_ln1319_1_reg_1152           |   16|   0|   16|          0|
    |trunc_ln1319_2_reg_1162           |   16|   0|   16|          0|
    |trunc_ln1319_3_reg_1172           |   16|   0|   16|          0|
    |trunc_ln1319_4_reg_1182           |   16|   0|   16|          0|
    |trunc_ln1319_5_reg_1192           |   16|   0|   16|          0|
    |trunc_ln1319_6_reg_1202           |   16|   0|   16|          0|
    |trunc_ln1319_reg_1142             |   16|   0|   16|          0|
    |val_V_fu_106                      |   16|   0|   16|          0|
    |icmp_ln46_reg_1025                |   64|  32|    1|          0|
    |select_ln46_reg_1029              |   64|  32|    3|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 2271|  64| 2147|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_CHANNEL_KERN_I|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_CHANNEL_KERN_I|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_CHANNEL_KERN_I|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_CHANNEL_KERN_I|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_CHANNEL_KERN_I|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_CHANNEL_KERN_I|  return value|
|p_lcssa_lcssa_lcssa17   |   in|  112|     ap_none|               p_lcssa_lcssa_lcssa17|        scalar|
|sub_ln1319              |   in|    6|     ap_none|                          sub_ln1319|        scalar|
|conv_wt_buf_V_address0  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce0       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q0        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_address1  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce1       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q1        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_address2  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce2       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q2        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_address3  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce3       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q3        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_address4  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce4       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q4        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_address5  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce5       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q5        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_address6  |  out|    7|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_ce6       |  out|    1|   ap_memory|                       conv_wt_buf_V|         array|
|conv_wt_buf_V_q6        |   in|  112|   ap_memory|                       conv_wt_buf_V|         array|
|select_ln31_1           |   in|    6|     ap_none|                       select_ln31_1|        scalar|
|conv_in_buf_V_address0  |  out|    8|   ap_memory|                       conv_in_buf_V|         array|
|conv_in_buf_V_ce0       |  out|    1|   ap_memory|                       conv_in_buf_V|         array|
|conv_in_buf_V_q0        |   in|  736|   ap_memory|                       conv_in_buf_V|         array|
|zext_ln1317             |   in|   10|     ap_none|                         zext_ln1317|        scalar|
|zext_ln1317_1           |   in|   10|     ap_none|                       zext_ln1317_1|        scalar|
|zext_ln1317_2           |   in|   10|     ap_none|                       zext_ln1317_2|        scalar|
|zext_ln1317_3           |   in|   10|     ap_none|                       zext_ln1317_3|        scalar|
|zext_ln1317_4           |   in|   10|     ap_none|                       zext_ln1317_4|        scalar|
|zext_ln1317_5           |   in|   10|     ap_none|                       zext_ln1317_5|        scalar|
|zext_ln46               |   in|   10|     ap_none|                           zext_ln46|        scalar|
|p_lcssa14_out           |  out|  112|      ap_vld|                       p_lcssa14_out|       pointer|
|p_lcssa14_out_ap_vld    |  out|    1|      ap_vld|                       p_lcssa14_out|       pointer|
|val_V_out               |  out|   16|      ap_vld|                           val_V_out|       pointer|
|val_V_out_ap_vld        |  out|    1|      ap_vld|                           val_V_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%val_V = alloca i32 1"   --->   Operation 10 'alloca' 'val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_lcssa14 = alloca i32 1"   --->   Operation 12 'alloca' 'p_lcssa14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 13 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten249 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %conv_wt_buf_V"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln46_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln46"   --->   Operation 16 'read' 'zext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1317_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_5"   --->   Operation 17 'read' 'zext_ln1317_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1317_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_4"   --->   Operation 18 'read' 'zext_ln1317_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1317_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_3"   --->   Operation 19 'read' 'zext_ln1317_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1317_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_2"   --->   Operation 20 'read' 'zext_ln1317_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1317_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_1"   --->   Operation 21 'read' 'zext_ln1317_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1317_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317"   --->   Operation 22 'read' 'zext_ln1317_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln31_1"   --->   Operation 23 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 24 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_lcssa_lcssa_lcssa17_read = read i112 @_ssdm_op_Read.ap_auto.i112, i112 %p_lcssa_lcssa_lcssa17"   --->   Operation 25 'read' 'p_lcssa_lcssa_lcssa17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 26 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten249"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i112 %p_lcssa_lcssa_lcssa17_read, i112 %p_lcssa14"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %val_V"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%chan_1 = load i2 %chan" [conv_7x7.cpp:46]   --->   Operation 33 'load' 'chan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten249_load = load i5 %indvar_flatten249" [conv_7x7.cpp:46]   --->   Operation 34 'load' 'indvar_flatten249_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i2 %chan_1"   --->   Operation 35 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1319"   --->   Operation 36 'add' 'add_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1319_1)   --->   "%shl_ln1319 = shl i7 %add_ln1319, i7 3"   --->   Operation 37 'shl' 'shl_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319"   --->   Operation 38 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp_eq  i5 %indvar_flatten249_load, i5 21" [conv_7x7.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln46_7 = add i5 %indvar_flatten249_load, i5 1" [conv_7x7.cpp:46]   --->   Operation 41 'add' 'add_ln46_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc50.i, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub" [conv_7x7.cpp:46]   --->   Operation 42 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv_7x7.cpp:52]   --->   Operation 43 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.56ns)   --->   "%add_ln46 = add i2 %chan_1, i2 1" [conv_7x7.cpp:46]   --->   Operation 44 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln52 = icmp_eq  i3 %i_load, i3 7" [conv_7x7.cpp:52]   --->   Operation 45 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.98ns)   --->   "%select_ln46 = select i1 %icmp_ln52, i3 0, i3 %i_load" [conv_7x7.cpp:46]   --->   Operation 46 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i2 %add_ln46"   --->   Operation 47 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln1319_1 = add i7 %sub_ln1319_cast, i7 %zext_ln1319_1"   --->   Operation 48 'add' 'add_ln1319_1' <Predicate = (!icmp_ln46)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1319_2)   --->   "%shl_ln1319_1 = shl i7 %add_ln1319_1, i7 3"   --->   Operation 49 'shl' 'shl_ln1319_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1319_2 = sub i7 %shl_ln1319_1, i7 %add_ln1319_1"   --->   Operation 50 'sub' 'sub_ln1319_2' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln46_1 = select i1 %icmp_ln52, i2 %add_ln46, i2 %chan_1" [conv_7x7.cpp:46]   --->   Operation 51 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln46_2 = select i1 %icmp_ln52, i7 %sub_ln1319_2, i7 %sub_ln1319_1" [conv_7x7.cpp:46]   --->   Operation 52 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.65ns)   --->   "%add_ln52 = add i3 %select_ln46, i3 1" [conv_7x7.cpp:52]   --->   Operation 53 'add' 'add_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 %add_ln46_7, i5 %indvar_flatten249" [conv_7x7.cpp:52]   --->   Operation 54 'store' 'store_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln52 = store i2 %select_ln46_1, i2 %chan" [conv_7x7.cpp:52]   --->   Operation 55 'store' 'store_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln52 = store i3 %add_ln52, i3 %i" [conv_7x7.cpp:52]   --->   Operation 56 'store' 'store_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.61>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%select_ln46_1_cast = zext i2 %select_ln46_1" [conv_7x7.cpp:46]   --->   Operation 57 'zext' 'select_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node empty_41)   --->   "%empty_39 = mul i8 %select_ln46_1_cast, i8 52" [conv_7x7.cpp:46]   --->   Operation 58 'mul' 'empty_39' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i7 %select_ln46_2"   --->   Operation 59 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_2"   --->   Operation 60 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 61 'load' 'conv_wt_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 62 [1/1] (1.87ns)   --->   "%add_ln46_1 = add i7 %select_ln46_2, i7 1" [conv_7x7.cpp:46]   --->   Operation 62 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i7 %add_ln46_1"   --->   Operation 63 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_1 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_3"   --->   Operation 64 'getelementptr' 'conv_wt_buf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1" [conv_7x7.cpp:46]   --->   Operation 65 'load' 'conv_wt_buf_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%add_ln46_2 = add i7 %select_ln46_2, i7 2" [conv_7x7.cpp:46]   --->   Operation 66 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i7 %add_ln46_2"   --->   Operation 67 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_2 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_4"   --->   Operation 68 'getelementptr' 'conv_wt_buf_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2" [conv_7x7.cpp:46]   --->   Operation 69 'load' 'conv_wt_buf_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln46_3 = add i7 %select_ln46_2, i7 3" [conv_7x7.cpp:46]   --->   Operation 70 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i7 %add_ln46_3"   --->   Operation 71 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_3 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_5"   --->   Operation 72 'getelementptr' 'conv_wt_buf_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3" [conv_7x7.cpp:46]   --->   Operation 73 'load' 'conv_wt_buf_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln46_4 = add i7 %select_ln46_2, i7 4" [conv_7x7.cpp:46]   --->   Operation 74 'add' 'add_ln46_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i7 %add_ln46_4"   --->   Operation 75 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_4 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_6"   --->   Operation 76 'getelementptr' 'conv_wt_buf_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4" [conv_7x7.cpp:46]   --->   Operation 77 'load' 'conv_wt_buf_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 78 [1/1] (1.87ns)   --->   "%add_ln46_5 = add i7 %select_ln46_2, i7 5" [conv_7x7.cpp:46]   --->   Operation 78 'add' 'add_ln46_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i7 %add_ln46_5"   --->   Operation 79 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_5 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_7"   --->   Operation 80 'getelementptr' 'conv_wt_buf_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5" [conv_7x7.cpp:46]   --->   Operation 81 'load' 'conv_wt_buf_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 82 [1/1] (1.87ns)   --->   "%add_ln46_6 = add i7 %select_ln46_2, i7 6" [conv_7x7.cpp:46]   --->   Operation 82 'add' 'add_ln46_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i7 %add_ln46_6"   --->   Operation 83 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_6 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_8"   --->   Operation 84 'getelementptr' 'conv_wt_buf_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6" [conv_7x7.cpp:46]   --->   Operation 85 'load' 'conv_wt_buf_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %select_ln46" [conv_7x7.cpp:46]   --->   Operation 86 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.82ns)   --->   "%empty_40 = add i6 %i_1_cast, i6 %select_ln31_1_read" [conv_7x7.cpp:46]   --->   Operation 87 'add' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_40" [conv_7x7.cpp:46]   --->   Operation 88 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_41 = add i8 %empty_39, i8 %p_cast" [conv_7x7.cpp:46]   --->   Operation 89 'add' 'empty_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast1 = zext i8 %empty_41" [conv_7x7.cpp:46]   --->   Operation 90 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i736 %conv_in_buf_V, i64 0, i64 %p_cast1" [conv_7x7.cpp:46]   --->   Operation 91 'getelementptr' 'conv_in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 92 'load' 'conv_in_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 93 'load' 'conv_wt_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1" [conv_7x7.cpp:46]   --->   Operation 94 'load' 'conv_wt_buf_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2" [conv_7x7.cpp:46]   --->   Operation 95 'load' 'conv_wt_buf_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3" [conv_7x7.cpp:46]   --->   Operation 96 'load' 'conv_wt_buf_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4" [conv_7x7.cpp:46]   --->   Operation 97 'load' 'conv_wt_buf_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5" [conv_7x7.cpp:46]   --->   Operation 98 'load' 'conv_wt_buf_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6" [conv_7x7.cpp:46]   --->   Operation 99 'load' 'conv_wt_buf_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 100 'load' 'conv_in_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln46, i4 0" [conv_7x7.cpp:46]   --->   Operation 101 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1317_6 = zext i10 %zext_ln1317_read"   --->   Operation 102 'zext' 'zext_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (5.94ns)   --->   "%lshr_ln1317 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_6"   --->   Operation 103 'lshr' 'lshr_ln1317' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1317 = trunc i736 %lshr_ln1317"   --->   Operation 104 'trunc' 'trunc_ln1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i7 %tmp_s"   --->   Operation 105 'zext' 'zext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (4.90ns)   --->   "%lshr_ln1319 = lshr i112 %conv_wt_buf_V_load, i112 %zext_ln1319_9"   --->   Operation 106 'lshr' 'lshr_ln1319' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i112 %lshr_ln1319"   --->   Operation 107 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1317_7 = zext i10 %zext_ln1317_1_read"   --->   Operation 108 'zext' 'zext_ln1317_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (5.94ns)   --->   "%lshr_ln1317_1 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_7"   --->   Operation 109 'lshr' 'lshr_ln1317_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1317_1 = trunc i736 %lshr_ln1317_1"   --->   Operation 110 'trunc' 'trunc_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i7 %tmp_s"   --->   Operation 111 'zext' 'zext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (4.90ns)   --->   "%lshr_ln1319_1 = lshr i112 %conv_wt_buf_V_load_1, i112 %zext_ln1319_10"   --->   Operation 112 'lshr' 'lshr_ln1319_1' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1319_1 = trunc i112 %lshr_ln1319_1"   --->   Operation 113 'trunc' 'trunc_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1317_8 = zext i10 %zext_ln1317_2_read"   --->   Operation 114 'zext' 'zext_ln1317_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (5.94ns)   --->   "%lshr_ln1317_2 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_8"   --->   Operation 115 'lshr' 'lshr_ln1317_2' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1317_2 = trunc i736 %lshr_ln1317_2"   --->   Operation 116 'trunc' 'trunc_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i7 %tmp_s"   --->   Operation 117 'zext' 'zext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (4.90ns)   --->   "%lshr_ln1319_2 = lshr i112 %conv_wt_buf_V_load_2, i112 %zext_ln1319_11"   --->   Operation 118 'lshr' 'lshr_ln1319_2' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1319_2 = trunc i112 %lshr_ln1319_2"   --->   Operation 119 'trunc' 'trunc_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1317_9 = zext i10 %zext_ln1317_3_read"   --->   Operation 120 'zext' 'zext_ln1317_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (5.94ns)   --->   "%lshr_ln1317_3 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_9"   --->   Operation 121 'lshr' 'lshr_ln1317_3' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1317_3 = trunc i736 %lshr_ln1317_3"   --->   Operation 122 'trunc' 'trunc_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i7 %tmp_s"   --->   Operation 123 'zext' 'zext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (4.90ns)   --->   "%lshr_ln1319_3 = lshr i112 %conv_wt_buf_V_load_3, i112 %zext_ln1319_12"   --->   Operation 124 'lshr' 'lshr_ln1319_3' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1319_3 = trunc i112 %lshr_ln1319_3"   --->   Operation 125 'trunc' 'trunc_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1317_10 = zext i10 %zext_ln1317_4_read"   --->   Operation 126 'zext' 'zext_ln1317_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (5.94ns)   --->   "%lshr_ln1317_4 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_10"   --->   Operation 127 'lshr' 'lshr_ln1317_4' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln1317_4 = trunc i736 %lshr_ln1317_4"   --->   Operation 128 'trunc' 'trunc_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i7 %tmp_s"   --->   Operation 129 'zext' 'zext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (4.90ns)   --->   "%lshr_ln1319_4 = lshr i112 %conv_wt_buf_V_load_4, i112 %zext_ln1319_13"   --->   Operation 130 'lshr' 'lshr_ln1319_4' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1319_4 = trunc i112 %lshr_ln1319_4"   --->   Operation 131 'trunc' 'trunc_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1317_11 = zext i10 %zext_ln1317_5_read"   --->   Operation 132 'zext' 'zext_ln1317_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (5.94ns)   --->   "%lshr_ln1317_5 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_11"   --->   Operation 133 'lshr' 'lshr_ln1317_5' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln1317_5 = trunc i736 %lshr_ln1317_5"   --->   Operation 134 'trunc' 'trunc_ln1317_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i7 %tmp_s"   --->   Operation 135 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (4.90ns)   --->   "%lshr_ln1319_5 = lshr i112 %conv_wt_buf_V_load_5, i112 %zext_ln1319_14"   --->   Operation 136 'lshr' 'lshr_ln1319_5' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1319_5 = trunc i112 %lshr_ln1319_5"   --->   Operation 137 'trunc' 'trunc_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1317_12 = zext i10 %zext_ln46_read"   --->   Operation 138 'zext' 'zext_ln1317_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (5.94ns)   --->   "%lshr_ln1317_6 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_12"   --->   Operation 139 'lshr' 'lshr_ln1317_6' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1317_6 = trunc i736 %lshr_ln1317_6"   --->   Operation 140 'trunc' 'trunc_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i7 %tmp_s"   --->   Operation 141 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (4.90ns)   --->   "%lshr_ln1319_6 = lshr i112 %conv_wt_buf_V_load_6, i112 %zext_ln1319_15"   --->   Operation 142 'lshr' 'lshr_ln1319_6' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1319_6 = trunc i112 %lshr_ln1319_6"   --->   Operation 143 'trunc' 'trunc_ln1319_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i16 %trunc_ln1317"   --->   Operation 144 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i16 %trunc_ln1319"   --->   Operation 145 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 146 'mul' 'mul_ln864' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i16 %trunc_ln1317_1"   --->   Operation 147 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i16 %trunc_ln1319_1"   --->   Operation 148 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 149 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i16 %trunc_ln1317_2"   --->   Operation 150 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i16 %trunc_ln1319_2"   --->   Operation 151 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 152 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i16 %trunc_ln1317_3"   --->   Operation 153 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i16 %trunc_ln1319_3"   --->   Operation 154 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 155 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i16 %trunc_ln1317_4"   --->   Operation 156 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i16 %trunc_ln1319_4"   --->   Operation 157 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 158 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i16 %trunc_ln1317_5"   --->   Operation 159 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i16 %trunc_ln1319_5"   --->   Operation 160 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 161 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i16 %trunc_ln1317_6"   --->   Operation 162 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i16 %trunc_ln1319_6"   --->   Operation 163 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12"   --->   Operation 164 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.98>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 165 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28"   --->   Operation 166 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28"   --->   Operation 167 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28"   --->   Operation 168 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28"   --->   Operation 169 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28"   --->   Operation 170 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_6, i32 13, i32 28"   --->   Operation 171 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_6_6 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln864_6, i16 %trunc_ln864_5, i16 %trunc_ln864_4, i16 %trunc_ln864_3, i16 %trunc_ln864_2, i16 %trunc_ln864_1, i16 %trunc_ln4" [conv_7x7.cpp:63]   --->   Operation 172 'bitconcatenate' 'tmp_6_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2"   --->   Operation 173 'add' 'add_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln4"   --->   Operation 174 'add' 'add_ln859_1' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (2.07ns)   --->   "%add_ln859_2 = add i16 %trunc_ln864_4, i16 %trunc_ln864_3"   --->   Operation 175 'add' 'add_ln859_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_3 = add i16 %add_ln859_2, i16 %trunc_ln864_5"   --->   Operation 176 'add' 'add_ln859_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_3, i16 %trunc_ln864_6"   --->   Operation 177 'add' 'add_ln859_4' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln52 = store i112 %tmp_6_6, i112 %p_lcssa14" [conv_7x7.cpp:52]   --->   Operation 178 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%val_V_load_1 = load i16 %val_V"   --->   Operation 188 'load' 'val_V_load_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%p_lcssa14_load = load i112 %p_lcssa14"   --->   Operation 189 'load' 'p_lcssa14_load' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i112P0A, i112 %p_lcssa14_out, i112 %p_lcssa14_load"   --->   Operation 190 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_out, i16 %val_V_load_1"   --->   Operation 191 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.49>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%val_V_load = load i16 %val_V"   --->   Operation 179 'load' 'val_V_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 181 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:43]   --->   Operation 183 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_5 = add i16 %add_ln859_4, i16 %add_ln859_1"   --->   Operation 184 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_6 = add i16 %add_ln859_5, i16 %val_V_load"   --->   Operation 185 'add' 'add_ln859_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln52 = store i16 %add_ln859_6, i16 %val_V" [conv_7x7.cpp:52]   --->   Operation 186 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body16.i" [conv_7x7.cpp:52]   --->   Operation 187 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_lcssa_lcssa_lcssa17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln1319]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_wt_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ select_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_in_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln1317]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1317_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1317_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1317_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1317_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1317_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_lcssa14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ val_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_V                      (alloca                ) [ 01111111]
i                          (alloca                ) [ 01000000]
p_lcssa14                  (alloca                ) [ 01111110]
chan                       (alloca                ) [ 01000000]
indvar_flatten249          (alloca                ) [ 01000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
zext_ln46_read             (read                  ) [ 01111000]
zext_ln1317_5_read         (read                  ) [ 01111000]
zext_ln1317_4_read         (read                  ) [ 01111000]
zext_ln1317_3_read         (read                  ) [ 01111000]
zext_ln1317_2_read         (read                  ) [ 01111000]
zext_ln1317_1_read         (read                  ) [ 01111000]
zext_ln1317_read           (read                  ) [ 01111000]
select_ln31_1_read         (read                  ) [ 01100000]
sub_ln1319_read            (read                  ) [ 00000000]
p_lcssa_lcssa_lcssa17_read (read                  ) [ 00000000]
sub_ln1319_cast            (sext                  ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
chan_1                     (load                  ) [ 00000000]
indvar_flatten249_load     (load                  ) [ 00000000]
zext_ln1319                (zext                  ) [ 00000000]
add_ln1319                 (add                   ) [ 00000000]
shl_ln1319                 (shl                   ) [ 00000000]
sub_ln1319_1               (sub                   ) [ 00000000]
specpipeline_ln0           (specpipeline          ) [ 00000000]
icmp_ln46                  (icmp                  ) [ 01111110]
add_ln46_7                 (add                   ) [ 00000000]
br_ln46                    (br                    ) [ 00000000]
i_load                     (load                  ) [ 00000000]
add_ln46                   (add                   ) [ 00000000]
icmp_ln52                  (icmp                  ) [ 00000000]
select_ln46                (select                ) [ 01111000]
zext_ln1319_1              (zext                  ) [ 00000000]
add_ln1319_1               (add                   ) [ 00000000]
shl_ln1319_1               (shl                   ) [ 00000000]
sub_ln1319_2               (sub                   ) [ 00000000]
select_ln46_1              (select                ) [ 01100000]
select_ln46_2              (select                ) [ 01100000]
add_ln52                   (add                   ) [ 00000000]
store_ln52                 (store                 ) [ 00000000]
store_ln52                 (store                 ) [ 00000000]
store_ln52                 (store                 ) [ 00000000]
select_ln46_1_cast         (zext                  ) [ 00000000]
empty_39                   (mul                   ) [ 00000000]
zext_ln1319_2              (zext                  ) [ 00000000]
conv_wt_buf_V_addr         (getelementptr         ) [ 01010000]
add_ln46_1                 (add                   ) [ 00000000]
zext_ln1319_3              (zext                  ) [ 00000000]
conv_wt_buf_V_addr_1       (getelementptr         ) [ 01010000]
add_ln46_2                 (add                   ) [ 00000000]
zext_ln1319_4              (zext                  ) [ 00000000]
conv_wt_buf_V_addr_2       (getelementptr         ) [ 01010000]
add_ln46_3                 (add                   ) [ 00000000]
zext_ln1319_5              (zext                  ) [ 00000000]
conv_wt_buf_V_addr_3       (getelementptr         ) [ 01010000]
add_ln46_4                 (add                   ) [ 00000000]
zext_ln1319_6              (zext                  ) [ 00000000]
conv_wt_buf_V_addr_4       (getelementptr         ) [ 01010000]
add_ln46_5                 (add                   ) [ 00000000]
zext_ln1319_7              (zext                  ) [ 00000000]
conv_wt_buf_V_addr_5       (getelementptr         ) [ 01010000]
add_ln46_6                 (add                   ) [ 00000000]
zext_ln1319_8              (zext                  ) [ 00000000]
conv_wt_buf_V_addr_6       (getelementptr         ) [ 01010000]
i_1_cast                   (zext                  ) [ 00000000]
empty_40                   (add                   ) [ 00000000]
p_cast                     (zext                  ) [ 00000000]
empty_41                   (add                   ) [ 00000000]
p_cast1                    (zext                  ) [ 00000000]
conv_in_buf_V_addr         (getelementptr         ) [ 01010000]
conv_wt_buf_V_load         (load                  ) [ 01001000]
conv_wt_buf_V_load_1       (load                  ) [ 01001000]
conv_wt_buf_V_load_2       (load                  ) [ 01001000]
conv_wt_buf_V_load_3       (load                  ) [ 01001000]
conv_wt_buf_V_load_4       (load                  ) [ 01001000]
conv_wt_buf_V_load_5       (load                  ) [ 01001000]
conv_wt_buf_V_load_6       (load                  ) [ 01001000]
conv_in_buf_V_load         (load                  ) [ 01001000]
tmp_s                      (bitconcatenate        ) [ 00000000]
zext_ln1317_6              (zext                  ) [ 00000000]
lshr_ln1317                (lshr                  ) [ 00000000]
trunc_ln1317               (trunc                 ) [ 01000100]
zext_ln1319_9              (zext                  ) [ 00000000]
lshr_ln1319                (lshr                  ) [ 00000000]
trunc_ln1319               (trunc                 ) [ 01000100]
zext_ln1317_7              (zext                  ) [ 00000000]
lshr_ln1317_1              (lshr                  ) [ 00000000]
trunc_ln1317_1             (trunc                 ) [ 01000100]
zext_ln1319_10             (zext                  ) [ 00000000]
lshr_ln1319_1              (lshr                  ) [ 00000000]
trunc_ln1319_1             (trunc                 ) [ 01000100]
zext_ln1317_8              (zext                  ) [ 00000000]
lshr_ln1317_2              (lshr                  ) [ 00000000]
trunc_ln1317_2             (trunc                 ) [ 01000100]
zext_ln1319_11             (zext                  ) [ 00000000]
lshr_ln1319_2              (lshr                  ) [ 00000000]
trunc_ln1319_2             (trunc                 ) [ 01000100]
zext_ln1317_9              (zext                  ) [ 00000000]
lshr_ln1317_3              (lshr                  ) [ 00000000]
trunc_ln1317_3             (trunc                 ) [ 01000100]
zext_ln1319_12             (zext                  ) [ 00000000]
lshr_ln1319_3              (lshr                  ) [ 00000000]
trunc_ln1319_3             (trunc                 ) [ 01000100]
zext_ln1317_10             (zext                  ) [ 00000000]
lshr_ln1317_4              (lshr                  ) [ 00000000]
trunc_ln1317_4             (trunc                 ) [ 01000100]
zext_ln1319_13             (zext                  ) [ 00000000]
lshr_ln1319_4              (lshr                  ) [ 00000000]
trunc_ln1319_4             (trunc                 ) [ 01000100]
zext_ln1317_11             (zext                  ) [ 00000000]
lshr_ln1317_5              (lshr                  ) [ 00000000]
trunc_ln1317_5             (trunc                 ) [ 01000100]
zext_ln1319_14             (zext                  ) [ 00000000]
lshr_ln1319_5              (lshr                  ) [ 00000000]
trunc_ln1319_5             (trunc                 ) [ 01000100]
zext_ln1317_12             (zext                  ) [ 00000000]
lshr_ln1317_6              (lshr                  ) [ 00000000]
trunc_ln1317_6             (trunc                 ) [ 01000100]
zext_ln1319_15             (zext                  ) [ 00000000]
lshr_ln1319_6              (lshr                  ) [ 00000000]
trunc_ln1319_6             (trunc                 ) [ 01000100]
sext_ln864                 (sext                  ) [ 00000000]
sext_ln864_1               (sext                  ) [ 00000000]
mul_ln864                  (mul                   ) [ 01000010]
sext_ln864_2               (sext                  ) [ 00000000]
sext_ln864_3               (sext                  ) [ 00000000]
mul_ln864_1                (mul                   ) [ 01000010]
sext_ln864_4               (sext                  ) [ 00000000]
sext_ln864_5               (sext                  ) [ 00000000]
mul_ln864_2                (mul                   ) [ 01000010]
sext_ln864_6               (sext                  ) [ 00000000]
sext_ln864_7               (sext                  ) [ 00000000]
mul_ln864_3                (mul                   ) [ 01000010]
sext_ln864_8               (sext                  ) [ 00000000]
sext_ln864_9               (sext                  ) [ 00000000]
mul_ln864_4                (mul                   ) [ 01000010]
sext_ln864_10              (sext                  ) [ 00000000]
sext_ln864_11              (sext                  ) [ 00000000]
mul_ln864_5                (mul                   ) [ 01000010]
sext_ln864_12              (sext                  ) [ 00000000]
sext_ln864_13              (sext                  ) [ 00000000]
mul_ln864_6                (mul                   ) [ 01000010]
trunc_ln4                  (partselect            ) [ 00000000]
trunc_ln864_1              (partselect            ) [ 00000000]
trunc_ln864_2              (partselect            ) [ 00000000]
trunc_ln864_3              (partselect            ) [ 00000000]
trunc_ln864_4              (partselect            ) [ 00000000]
trunc_ln864_5              (partselect            ) [ 00000000]
trunc_ln864_6              (partselect            ) [ 00000000]
tmp_6_6                    (bitconcatenate        ) [ 00000000]
add_ln859                  (add                   ) [ 00000000]
add_ln859_1                (add                   ) [ 01000001]
add_ln859_2                (add                   ) [ 00000000]
add_ln859_3                (add                   ) [ 00000000]
add_ln859_4                (add                   ) [ 01000001]
store_ln52                 (store                 ) [ 00000000]
val_V_load                 (load                  ) [ 00000000]
specloopname_ln0           (specloopname          ) [ 00000000]
empty                      (speclooptripcount     ) [ 00000000]
specpipeline_ln0           (specpipeline          ) [ 00000000]
specloopname_ln43          (specloopname          ) [ 00000000]
add_ln859_5                (add                   ) [ 00000000]
add_ln859_6                (add                   ) [ 00000000]
store_ln52                 (store                 ) [ 00000000]
br_ln52                    (br                    ) [ 00000000]
val_V_load_1               (load                  ) [ 00000000]
p_lcssa14_load             (load                  ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_lcssa_lcssa_lcssa17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_lcssa_lcssa_lcssa17"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln1319">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln1319"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_wt_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln31_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_in_buf_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln1317">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1317"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln1317_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1317_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln1317_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1317_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln1317_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1317_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln1317_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1317_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln1317_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1317_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zext_ln46">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_lcssa14_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_lcssa14_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="val_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i112"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHANNEL_KERN_I_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i112P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="val_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_lcssa14_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa14/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="chan_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="chan/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten249_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten249/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln46_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln46_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln1317_5_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1317_5_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln1317_4_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1317_4_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln1317_3_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1317_3_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln1317_2_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1317_2_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln1317_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1317_1_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln1317_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1317_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln31_1_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sub_ln1319_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln1319_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_lcssa_lcssa_lcssa17_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="112" slack="0"/>
<pin id="182" dir="0" index="1" bw="112" slack="0"/>
<pin id="183" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_lcssa_lcssa_lcssa17_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="112" slack="0"/>
<pin id="189" dir="0" index="2" bw="112" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv_wt_buf_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="112" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="112" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="112" slack="0"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="8" bw="7" slack="0"/>
<pin id="217" dir="0" index="9" bw="112" slack="2147483647"/>
<pin id="218" dir="0" index="10" bw="0" slack="0"/>
<pin id="220" dir="0" index="12" bw="7" slack="2147483647"/>
<pin id="221" dir="0" index="13" bw="112" slack="0"/>
<pin id="222" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="16" bw="7" slack="0"/>
<pin id="225" dir="0" index="17" bw="112" slack="2147483647"/>
<pin id="226" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="20" bw="7" slack="2147483647"/>
<pin id="229" dir="0" index="21" bw="112" slack="2147483647"/>
<pin id="230" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="24" bw="7" slack="2147483647"/>
<pin id="233" dir="0" index="25" bw="112" slack="2147483647"/>
<pin id="234" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="112" slack="1"/>
<pin id="215" dir="1" index="7" bw="112" slack="1"/>
<pin id="219" dir="1" index="11" bw="112" slack="1"/>
<pin id="223" dir="1" index="15" bw="112" slack="1"/>
<pin id="227" dir="1" index="19" bw="112" slack="1"/>
<pin id="231" dir="1" index="23" bw="112" slack="1"/>
<pin id="235" dir="1" index="27" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_wt_buf_V_load/2 conv_wt_buf_V_load_1/2 conv_wt_buf_V_load_2/2 conv_wt_buf_V_load_3/2 conv_wt_buf_V_load_4/2 conv_wt_buf_V_load_5/2 conv_wt_buf_V_load_6/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="conv_wt_buf_V_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="112" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="conv_wt_buf_V_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="112" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr_2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="conv_wt_buf_V_addr_3_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="112" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr_3/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="conv_wt_buf_V_addr_4_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="112" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr_4/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="conv_wt_buf_V_addr_5_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="112" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr_5/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="conv_wt_buf_V_addr_6_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="112" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="conv_in_buf_V_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="736" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_addr/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="736" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="736" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_in_buf_V_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sub_ln1319_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln1319_cast/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln0_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="112" slack="0"/>
<pin id="314" dir="0" index="1" bw="112" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln0_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln0_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="chan_1_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="chan_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten249_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten249_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1319_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln1319_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln1319_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1319/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln1319_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln46_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln46_7_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_7/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln46_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln52_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln46_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="3" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1319_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln1319_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln1319_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1319_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sub_ln1319_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319_2/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln46_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="0" index="2" bw="2" slack="0"/>
<pin id="416" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln46_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="7" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln52_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln52_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln52_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln52_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln46_1_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln46_1_cast/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln1319_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln46_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="1"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln1319_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_3/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln46_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="1"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln1319_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_4/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln46_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="1"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln1319_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_5/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln46_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="1"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1319_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_6/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln46_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_5/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln1319_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_7/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln46_6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="1"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_6/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln1319_8_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_8/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="i_1_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="1"/>
<pin id="518" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_40_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="6" slack="1"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_cast1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="3"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1317_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="3"/>
<pin id="541" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_6/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="lshr_ln1317_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="736" slack="1"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln1317_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="736" slack="0"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln1319_9_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_9/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="lshr_ln1319_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="112" slack="1"/>
<pin id="557" dir="0" index="1" bw="7" slack="0"/>
<pin id="558" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln1319_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="112" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln1317_7_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="3"/>
<pin id="566" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_7/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="lshr_ln1317_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="736" slack="1"/>
<pin id="569" dir="0" index="1" bw="10" slack="0"/>
<pin id="570" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317_1/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln1317_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="736" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln1319_10_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_10/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="lshr_ln1319_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="112" slack="1"/>
<pin id="582" dir="0" index="1" bw="7" slack="0"/>
<pin id="583" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319_1/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln1319_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="112" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_1/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln1317_8_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="3"/>
<pin id="591" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_8/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lshr_ln1317_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="736" slack="1"/>
<pin id="594" dir="0" index="1" bw="10" slack="0"/>
<pin id="595" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317_2/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln1317_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="736" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317_2/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln1319_11_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_11/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="lshr_ln1319_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="112" slack="1"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319_2/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln1319_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="112" slack="0"/>
<pin id="612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_2/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln1317_9_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="3"/>
<pin id="616" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_9/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="lshr_ln1317_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="736" slack="1"/>
<pin id="619" dir="0" index="1" bw="10" slack="0"/>
<pin id="620" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317_3/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln1317_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="736" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317_3/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln1319_12_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_12/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="lshr_ln1319_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="112" slack="1"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319_3/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln1319_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="112" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_3/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln1317_10_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="3"/>
<pin id="641" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_10/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="lshr_ln1317_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="736" slack="1"/>
<pin id="644" dir="0" index="1" bw="10" slack="0"/>
<pin id="645" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317_4/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln1317_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="736" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317_4/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln1319_13_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="0"/>
<pin id="653" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_13/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="lshr_ln1319_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="112" slack="1"/>
<pin id="657" dir="0" index="1" bw="7" slack="0"/>
<pin id="658" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319_4/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln1319_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="112" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_4/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln1317_11_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="3"/>
<pin id="666" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_11/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="lshr_ln1317_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="736" slack="1"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317_5/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln1317_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="736" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317_5/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln1319_14_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="0"/>
<pin id="678" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_14/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="lshr_ln1319_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="112" slack="1"/>
<pin id="682" dir="0" index="1" bw="7" slack="0"/>
<pin id="683" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319_5/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln1319_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="112" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_5/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln1317_12_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="3"/>
<pin id="691" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_12/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="lshr_ln1317_6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="736" slack="1"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1317_6/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln1317_6_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="736" slack="0"/>
<pin id="699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317_6/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln1319_15_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_15/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="lshr_ln1319_6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="112" slack="1"/>
<pin id="707" dir="0" index="1" bw="7" slack="0"/>
<pin id="708" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1319_6/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln1319_6_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="112" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_6/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln864_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln864_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="1"/>
<pin id="719" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_1/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln864_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="1"/>
<pin id="722" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_2/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln864_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="1"/>
<pin id="725" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_3/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sext_ln864_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_4/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln864_5_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="1"/>
<pin id="731" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_5/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln864_6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_6/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln864_7_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_7/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln864_8_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_8/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln864_9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_9/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln864_10_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="1"/>
<pin id="746" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_10/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln864_11_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_11/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln864_12_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="1"/>
<pin id="752" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_12/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln864_13_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_13/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln4_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="0" index="1" bw="29" slack="1"/>
<pin id="759" dir="0" index="2" bw="5" slack="0"/>
<pin id="760" dir="0" index="3" bw="6" slack="0"/>
<pin id="761" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln864_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="0" index="1" bw="29" slack="1"/>
<pin id="768" dir="0" index="2" bw="5" slack="0"/>
<pin id="769" dir="0" index="3" bw="6" slack="0"/>
<pin id="770" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_1/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln864_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="0" index="1" bw="29" slack="1"/>
<pin id="777" dir="0" index="2" bw="5" slack="0"/>
<pin id="778" dir="0" index="3" bw="6" slack="0"/>
<pin id="779" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_2/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln864_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="0" index="1" bw="29" slack="1"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="0" index="3" bw="6" slack="0"/>
<pin id="788" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_3/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln864_4_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="29" slack="1"/>
<pin id="795" dir="0" index="2" bw="5" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_4/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln864_5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="0" index="1" bw="29" slack="1"/>
<pin id="804" dir="0" index="2" bw="5" slack="0"/>
<pin id="805" dir="0" index="3" bw="6" slack="0"/>
<pin id="806" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_5/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln864_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="0"/>
<pin id="812" dir="0" index="1" bw="29" slack="1"/>
<pin id="813" dir="0" index="2" bw="5" slack="0"/>
<pin id="814" dir="0" index="3" bw="6" slack="0"/>
<pin id="815" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_6/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_6_6_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="112" slack="0"/>
<pin id="821" dir="0" index="1" bw="16" slack="0"/>
<pin id="822" dir="0" index="2" bw="16" slack="0"/>
<pin id="823" dir="0" index="3" bw="16" slack="0"/>
<pin id="824" dir="0" index="4" bw="16" slack="0"/>
<pin id="825" dir="0" index="5" bw="16" slack="0"/>
<pin id="826" dir="0" index="6" bw="16" slack="0"/>
<pin id="827" dir="0" index="7" bw="16" slack="0"/>
<pin id="828" dir="1" index="8" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_6/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln859_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="0" index="1" bw="16" slack="0"/>
<pin id="840" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln859_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_1/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln859_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_2/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln859_3_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="0"/>
<pin id="858" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_3/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln859_4_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_4/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="store_ln52_store_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="112" slack="0"/>
<pin id="869" dir="0" index="1" bw="112" slack="5"/>
<pin id="870" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="val_V_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="6"/>
<pin id="874" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_V_load/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln859_5_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="0" index="1" bw="16" slack="1"/>
<pin id="878" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_5/7 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln859_6_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="16" slack="0"/>
<pin id="882" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_6/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="store_ln52_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="0"/>
<pin id="887" dir="0" index="1" bw="16" slack="6"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="val_V_load_1_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="5"/>
<pin id="892" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_V_load_1/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_lcssa14_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="112" slack="5"/>
<pin id="896" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_lcssa14_load/6 "/>
</bind>
</comp>

<comp id="898" class="1007" name="grp_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="0"/>
<pin id="900" dir="0" index="1" bw="6" slack="0"/>
<pin id="901" dir="0" index="2" bw="6" slack="0"/>
<pin id="902" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_39/2 empty_41/2 "/>
</bind>
</comp>

<comp id="907" class="1007" name="mul_ln864_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="0" index="1" bw="16" slack="0"/>
<pin id="910" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864/5 "/>
</bind>
</comp>

<comp id="913" class="1007" name="mul_ln864_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="0" index="1" bw="16" slack="0"/>
<pin id="916" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_1/5 "/>
</bind>
</comp>

<comp id="919" class="1007" name="mul_ln864_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="0" index="1" bw="16" slack="0"/>
<pin id="922" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_2/5 "/>
</bind>
</comp>

<comp id="925" class="1007" name="mul_ln864_3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="0" index="1" bw="16" slack="0"/>
<pin id="928" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_3/5 "/>
</bind>
</comp>

<comp id="931" class="1007" name="mul_ln864_4_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_4/5 "/>
</bind>
</comp>

<comp id="937" class="1007" name="mul_ln864_5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="0"/>
<pin id="939" dir="0" index="1" bw="16" slack="0"/>
<pin id="940" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_5/5 "/>
</bind>
</comp>

<comp id="943" class="1007" name="mul_ln864_6_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="0"/>
<pin id="945" dir="0" index="1" bw="16" slack="0"/>
<pin id="946" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_6/5 "/>
</bind>
</comp>

<comp id="949" class="1005" name="val_V_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="957" class="1005" name="i_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="0"/>
<pin id="959" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="964" class="1005" name="p_lcssa14_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="112" slack="0"/>
<pin id="966" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opset="p_lcssa14 "/>
</bind>
</comp>

<comp id="971" class="1005" name="chan_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="0"/>
<pin id="973" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="chan "/>
</bind>
</comp>

<comp id="978" class="1005" name="indvar_flatten249_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="0"/>
<pin id="980" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten249 "/>
</bind>
</comp>

<comp id="985" class="1005" name="zext_ln46_read_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="10" slack="3"/>
<pin id="987" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln46_read "/>
</bind>
</comp>

<comp id="990" class="1005" name="zext_ln1317_5_read_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="3"/>
<pin id="992" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1317_5_read "/>
</bind>
</comp>

<comp id="995" class="1005" name="zext_ln1317_4_read_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="10" slack="3"/>
<pin id="997" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1317_4_read "/>
</bind>
</comp>

<comp id="1000" class="1005" name="zext_ln1317_3_read_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="10" slack="3"/>
<pin id="1002" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1317_3_read "/>
</bind>
</comp>

<comp id="1005" class="1005" name="zext_ln1317_2_read_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="3"/>
<pin id="1007" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1317_2_read "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln1317_1_read_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="3"/>
<pin id="1012" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1317_1_read "/>
</bind>
</comp>

<comp id="1015" class="1005" name="zext_ln1317_read_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="10" slack="3"/>
<pin id="1017" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1317_read "/>
</bind>
</comp>

<comp id="1020" class="1005" name="select_ln31_1_read_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="6" slack="1"/>
<pin id="1022" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1_read "/>
</bind>
</comp>

<comp id="1025" class="1005" name="icmp_ln46_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="5"/>
<pin id="1027" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="select_ln46_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="1"/>
<pin id="1031" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln46_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="2" slack="1"/>
<pin id="1037" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="select_ln46_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="1"/>
<pin id="1042" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="conv_wt_buf_V_addr_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="7" slack="1"/>
<pin id="1053" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr "/>
</bind>
</comp>

<comp id="1056" class="1005" name="conv_wt_buf_V_addr_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="7" slack="1"/>
<pin id="1058" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="conv_wt_buf_V_addr_2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="7" slack="1"/>
<pin id="1063" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="conv_wt_buf_V_addr_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="1"/>
<pin id="1068" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr_3 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="conv_wt_buf_V_addr_4_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="7" slack="1"/>
<pin id="1073" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr_4 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="conv_wt_buf_V_addr_5_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="7" slack="1"/>
<pin id="1078" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr_5 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="conv_wt_buf_V_addr_6_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="1"/>
<pin id="1083" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_addr_6 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="conv_in_buf_V_addr_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="1"/>
<pin id="1088" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_in_buf_V_addr "/>
</bind>
</comp>

<comp id="1091" class="1005" name="conv_wt_buf_V_load_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="112" slack="1"/>
<pin id="1093" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load "/>
</bind>
</comp>

<comp id="1096" class="1005" name="conv_wt_buf_V_load_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="112" slack="1"/>
<pin id="1098" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="conv_wt_buf_V_load_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="112" slack="1"/>
<pin id="1103" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="conv_wt_buf_V_load_3_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="112" slack="1"/>
<pin id="1108" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load_3 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="conv_wt_buf_V_load_4_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="112" slack="1"/>
<pin id="1113" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load_4 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="conv_wt_buf_V_load_5_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="112" slack="1"/>
<pin id="1118" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load_5 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="conv_wt_buf_V_load_6_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="112" slack="1"/>
<pin id="1123" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="conv_wt_buf_V_load_6 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="conv_in_buf_V_load_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="736" slack="1"/>
<pin id="1128" dir="1" index="1" bw="736" slack="1"/>
</pin_list>
<bind>
<opset="conv_in_buf_V_load "/>
</bind>
</comp>

<comp id="1137" class="1005" name="trunc_ln1317_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="1"/>
<pin id="1139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="trunc_ln1319_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="1"/>
<pin id="1144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="trunc_ln1317_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="1"/>
<pin id="1149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="trunc_ln1319_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="trunc_ln1317_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="1"/>
<pin id="1159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="trunc_ln1319_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="1"/>
<pin id="1164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="trunc_ln1317_3_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="1"/>
<pin id="1169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317_3 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="trunc_ln1319_3_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="1"/>
<pin id="1174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319_3 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="trunc_ln1317_4_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="1"/>
<pin id="1179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317_4 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="trunc_ln1319_4_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319_4 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="trunc_ln1317_5_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="1"/>
<pin id="1189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317_5 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="trunc_ln1319_5_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="1"/>
<pin id="1194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319_5 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="trunc_ln1317_6_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="1"/>
<pin id="1199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1317_6 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="trunc_ln1319_6_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="1"/>
<pin id="1204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1319_6 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="mul_ln864_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="29" slack="1"/>
<pin id="1209" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="mul_ln864_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="29" slack="1"/>
<pin id="1214" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="mul_ln864_2_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="29" slack="1"/>
<pin id="1219" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864_2 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="mul_ln864_3_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="29" slack="1"/>
<pin id="1224" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864_3 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="mul_ln864_4_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="29" slack="1"/>
<pin id="1229" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864_4 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="mul_ln864_5_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="29" slack="1"/>
<pin id="1234" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864_5 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="mul_ln864_6_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="29" slack="1"/>
<pin id="1239" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln864_6 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="add_ln859_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="1"/>
<pin id="1244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_1 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="add_ln859_4_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="16" slack="1"/>
<pin id="1249" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="236"><net_src comp="200" pin="3"/><net_sink comp="207" pin=16"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="207" pin=13"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="207" pin=10"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="207" pin=8"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="207" pin=5"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="290"><net_src comp="8" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="174" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="180" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="298" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="337" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="330" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="330" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="374"><net_src comp="327" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="367" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="370" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="298" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="394" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="376" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="370" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="327" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="376" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="406" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="349" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="382" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="64" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="361" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="412" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="428" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="500"><net_src comp="76" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="532" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="532" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="532" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="532" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="532" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="532" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="532" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="762"><net_src comp="84" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="86" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="764"><net_src comp="88" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="771"><net_src comp="84" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="86" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="773"><net_src comp="88" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="780"><net_src comp="84" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="86" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="88" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="789"><net_src comp="84" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="86" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="791"><net_src comp="88" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="798"><net_src comp="84" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="86" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="800"><net_src comp="88" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="807"><net_src comp="84" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="86" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="88" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="816"><net_src comp="84" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="86" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="818"><net_src comp="88" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="829"><net_src comp="90" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="830"><net_src comp="810" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="801" pin="4"/><net_sink comp="819" pin=2"/></net>

<net id="832"><net_src comp="792" pin="4"/><net_sink comp="819" pin=3"/></net>

<net id="833"><net_src comp="783" pin="4"/><net_sink comp="819" pin=4"/></net>

<net id="834"><net_src comp="774" pin="4"/><net_sink comp="819" pin=5"/></net>

<net id="835"><net_src comp="765" pin="4"/><net_sink comp="819" pin=6"/></net>

<net id="836"><net_src comp="756" pin="4"/><net_sink comp="819" pin=7"/></net>

<net id="841"><net_src comp="765" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="774" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="756" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="792" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="783" pin="4"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="801" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="810" pin="4"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="819" pin="8"/><net_sink comp="867" pin=0"/></net>

<net id="883"><net_src comp="875" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="872" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="890" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="903"><net_src comp="449" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="66" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="524" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="906"><net_src comp="898" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="911"><net_src comp="717" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="714" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="723" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="720" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="729" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="726" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="735" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="732" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="741" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="738" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="747" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="744" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="753" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="750" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="106" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="960"><net_src comp="110" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="967"><net_src comp="114" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="974"><net_src comp="118" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="981"><net_src comp="122" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="988"><net_src comp="126" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="993"><net_src comp="132" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="998"><net_src comp="138" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1003"><net_src comp="144" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1008"><net_src comp="150" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1013"><net_src comp="156" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1018"><net_src comp="162" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1023"><net_src comp="168" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1028"><net_src comp="355" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="382" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1038"><net_src comp="412" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1043"><net_src comp="420" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1047"><net_src comp="1040" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1049"><net_src comp="1040" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1050"><net_src comp="1040" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1054"><net_src comp="200" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="207" pin=16"/></net>

<net id="1059"><net_src comp="237" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="207" pin=13"/></net>

<net id="1064"><net_src comp="245" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="207" pin=10"/></net>

<net id="1069"><net_src comp="253" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="207" pin=8"/></net>

<net id="1074"><net_src comp="261" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="1079"><net_src comp="269" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1084"><net_src comp="277" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1089"><net_src comp="285" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1094"><net_src comp="207" pin="27"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1099"><net_src comp="207" pin="23"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1104"><net_src comp="207" pin="19"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1109"><net_src comp="207" pin="15"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1114"><net_src comp="207" pin="11"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1119"><net_src comp="207" pin="7"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1124"><net_src comp="207" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1129"><net_src comp="292" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1135"><net_src comp="1126" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1136"><net_src comp="1126" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1140"><net_src comp="547" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1145"><net_src comp="560" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1150"><net_src comp="572" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1155"><net_src comp="585" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1160"><net_src comp="597" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1165"><net_src comp="610" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1170"><net_src comp="622" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1175"><net_src comp="635" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1180"><net_src comp="647" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1185"><net_src comp="660" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1190"><net_src comp="672" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1195"><net_src comp="685" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1200"><net_src comp="697" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1205"><net_src comp="710" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1210"><net_src comp="907" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1215"><net_src comp="913" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1220"><net_src comp="919" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1225"><net_src comp="925" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1230"><net_src comp="931" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1235"><net_src comp="937" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1240"><net_src comp="943" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1245"><net_src comp="843" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1250"><net_src comp="861" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="875" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_lcssa14_out | {6 }
	Port: val_V_out | {6 }
 - Input state : 
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : p_lcssa_lcssa_lcssa17 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : sub_ln1319 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : conv_wt_buf_V | {2 3 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : select_ln31_1 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : conv_in_buf_V | {2 3 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln1317 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln1317_1 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln1317_2 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln1317_3 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln1317_4 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln1317_5 | {1 }
	Port: tiled_conv_Pipeline_CHANNEL_KERN_I : zext_ln46 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		chan_1 : 1
		indvar_flatten249_load : 1
		zext_ln1319 : 2
		add_ln1319 : 3
		shl_ln1319 : 4
		sub_ln1319_1 : 4
		icmp_ln46 : 2
		add_ln46_7 : 2
		br_ln46 : 3
		i_load : 1
		add_ln46 : 2
		icmp_ln52 : 2
		select_ln46 : 3
		zext_ln1319_1 : 3
		add_ln1319_1 : 4
		shl_ln1319_1 : 5
		sub_ln1319_2 : 5
		select_ln46_1 : 3
		select_ln46_2 : 6
		add_ln52 : 4
		store_ln52 : 3
		store_ln52 : 4
		store_ln52 : 5
	State 2
		empty_39 : 1
		conv_wt_buf_V_addr : 1
		conv_wt_buf_V_load : 2
		zext_ln1319_3 : 1
		conv_wt_buf_V_addr_1 : 2
		conv_wt_buf_V_load_1 : 3
		zext_ln1319_4 : 1
		conv_wt_buf_V_addr_2 : 2
		conv_wt_buf_V_load_2 : 3
		zext_ln1319_5 : 1
		conv_wt_buf_V_addr_3 : 2
		conv_wt_buf_V_load_3 : 3
		zext_ln1319_6 : 1
		conv_wt_buf_V_addr_4 : 2
		conv_wt_buf_V_load_4 : 3
		zext_ln1319_7 : 1
		conv_wt_buf_V_addr_5 : 2
		conv_wt_buf_V_load_5 : 3
		zext_ln1319_8 : 1
		conv_wt_buf_V_addr_6 : 2
		conv_wt_buf_V_load_6 : 3
		empty_40 : 1
		p_cast : 2
		empty_41 : 3
		p_cast1 : 4
		conv_in_buf_V_addr : 5
		conv_in_buf_V_load : 6
	State 3
	State 4
		lshr_ln1317 : 1
		trunc_ln1317 : 2
		zext_ln1319_9 : 1
		lshr_ln1319 : 2
		trunc_ln1319 : 3
		lshr_ln1317_1 : 1
		trunc_ln1317_1 : 2
		zext_ln1319_10 : 1
		lshr_ln1319_1 : 2
		trunc_ln1319_1 : 3
		lshr_ln1317_2 : 1
		trunc_ln1317_2 : 2
		zext_ln1319_11 : 1
		lshr_ln1319_2 : 2
		trunc_ln1319_2 : 3
		lshr_ln1317_3 : 1
		trunc_ln1317_3 : 2
		zext_ln1319_12 : 1
		lshr_ln1319_3 : 2
		trunc_ln1319_3 : 3
		lshr_ln1317_4 : 1
		trunc_ln1317_4 : 2
		zext_ln1319_13 : 1
		lshr_ln1319_4 : 2
		trunc_ln1319_4 : 3
		lshr_ln1317_5 : 1
		trunc_ln1317_5 : 2
		zext_ln1319_14 : 1
		lshr_ln1319_5 : 2
		trunc_ln1319_5 : 3
		lshr_ln1317_6 : 1
		trunc_ln1317_6 : 2
		zext_ln1319_15 : 1
		lshr_ln1319_6 : 2
		trunc_ln1319_6 : 3
	State 5
		mul_ln864 : 1
		mul_ln864_1 : 1
		mul_ln864_2 : 1
		mul_ln864_3 : 1
		mul_ln864_4 : 1
		mul_ln864_5 : 1
		mul_ln864_6 : 1
	State 6
		tmp_6_6 : 1
		add_ln859 : 1
		add_ln859_1 : 2
		add_ln859_2 : 1
		add_ln859_3 : 2
		add_ln859_4 : 3
		store_ln52 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 7
		add_ln859_6 : 1
		store_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |           lshr_ln1317_fu_542           |    0    |    0    |   2171  |
|          |           lshr_ln1319_fu_555           |    0    |    0    |   367   |
|          |          lshr_ln1317_1_fu_567          |    0    |    0    |   2171  |
|          |          lshr_ln1319_1_fu_580          |    0    |    0    |   367   |
|          |          lshr_ln1317_2_fu_592          |    0    |    0    |   2171  |
|          |          lshr_ln1319_2_fu_605          |    0    |    0    |   367   |
|   lshr   |          lshr_ln1317_3_fu_617          |    0    |    0    |   2171  |
|          |          lshr_ln1319_3_fu_630          |    0    |    0    |   367   |
|          |          lshr_ln1317_4_fu_642          |    0    |    0    |   2171  |
|          |          lshr_ln1319_4_fu_655          |    0    |    0    |   367   |
|          |          lshr_ln1317_5_fu_667          |    0    |    0    |   2171  |
|          |          lshr_ln1319_5_fu_680          |    0    |    0    |   367   |
|          |          lshr_ln1317_6_fu_692          |    0    |    0    |   2171  |
|          |          lshr_ln1319_6_fu_705          |    0    |    0    |   367   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln1319_fu_337           |    0    |    0    |    14   |
|          |            add_ln46_7_fu_361           |    0    |    0    |    13   |
|          |             add_ln46_fu_370            |    0    |    0    |    10   |
|          |           add_ln1319_1_fu_394          |    0    |    0    |    14   |
|          |             add_ln52_fu_428            |    0    |    0    |    11   |
|          |            add_ln46_1_fu_456           |    0    |    0    |    14   |
|          |            add_ln46_2_fu_466           |    0    |    0    |    14   |
|          |            add_ln46_3_fu_476           |    0    |    0    |    14   |
|          |            add_ln46_4_fu_486           |    0    |    0    |    14   |
|    add   |            add_ln46_5_fu_496           |    0    |    0    |    14   |
|          |            add_ln46_6_fu_506           |    0    |    0    |    14   |
|          |             empty_40_fu_519            |    0    |    0    |    14   |
|          |            add_ln859_fu_837            |    0    |    0    |    16   |
|          |           add_ln859_1_fu_843           |    0    |    0    |    16   |
|          |           add_ln859_2_fu_849           |    0    |    0    |    23   |
|          |           add_ln859_3_fu_855           |    0    |    0    |    16   |
|          |           add_ln859_4_fu_861           |    0    |    0    |    16   |
|          |           add_ln859_5_fu_875           |    0    |    0    |    16   |
|          |           add_ln859_6_fu_879           |    0    |    0    |    16   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |           sub_ln1319_1_fu_349          |    0    |    0    |    14   |
|          |           sub_ln1319_2_fu_406          |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln46_fu_355            |    0    |    0    |    9    |
|          |            icmp_ln52_fu_376            |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln46_fu_382           |    0    |    0    |    3    |
|  select  |          select_ln46_1_fu_412          |    0    |    0    |    2    |
|          |          select_ln46_2_fu_420          |    0    |    0    |    7    |
|----------|----------------------------------------|---------|---------|---------|
|          |            mul_ln864_fu_907            |    1    |    0    |    0    |
|          |           mul_ln864_1_fu_913           |    1    |    0    |    0    |
|          |           mul_ln864_2_fu_919           |    1    |    0    |    0    |
|    mul   |           mul_ln864_3_fu_925           |    1    |    0    |    0    |
|          |           mul_ln864_4_fu_931           |    1    |    0    |    0    |
|          |           mul_ln864_5_fu_937           |    1    |    0    |    0    |
|          |           mul_ln864_6_fu_943           |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_898               |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |       zext_ln46_read_read_fu_126       |    0    |    0    |    0    |
|          |     zext_ln1317_5_read_read_fu_132     |    0    |    0    |    0    |
|          |     zext_ln1317_4_read_read_fu_138     |    0    |    0    |    0    |
|          |     zext_ln1317_3_read_read_fu_144     |    0    |    0    |    0    |
|   read   |     zext_ln1317_2_read_read_fu_150     |    0    |    0    |    0    |
|          |     zext_ln1317_1_read_read_fu_156     |    0    |    0    |    0    |
|          |      zext_ln1317_read_read_fu_162      |    0    |    0    |    0    |
|          |     select_ln31_1_read_read_fu_168     |    0    |    0    |    0    |
|          |       sub_ln1319_read_read_fu_174      |    0    |    0    |    0    |
|          | p_lcssa_lcssa_lcssa17_read_read_fu_180 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_186         |    0    |    0    |    0    |
|          |         write_ln0_write_fu_193         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         sub_ln1319_cast_fu_298         |    0    |    0    |    0    |
|          |            sext_ln864_fu_714           |    0    |    0    |    0    |
|          |           sext_ln864_1_fu_717          |    0    |    0    |    0    |
|          |           sext_ln864_2_fu_720          |    0    |    0    |    0    |
|          |           sext_ln864_3_fu_723          |    0    |    0    |    0    |
|          |           sext_ln864_4_fu_726          |    0    |    0    |    0    |
|          |           sext_ln864_5_fu_729          |    0    |    0    |    0    |
|   sext   |           sext_ln864_6_fu_732          |    0    |    0    |    0    |
|          |           sext_ln864_7_fu_735          |    0    |    0    |    0    |
|          |           sext_ln864_8_fu_738          |    0    |    0    |    0    |
|          |           sext_ln864_9_fu_741          |    0    |    0    |    0    |
|          |          sext_ln864_10_fu_744          |    0    |    0    |    0    |
|          |          sext_ln864_11_fu_747          |    0    |    0    |    0    |
|          |          sext_ln864_12_fu_750          |    0    |    0    |    0    |
|          |          sext_ln864_13_fu_753          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |           zext_ln1319_fu_333           |    0    |    0    |    0    |
|          |          zext_ln1319_1_fu_390          |    0    |    0    |    0    |
|          |        select_ln46_1_cast_fu_449       |    0    |    0    |    0    |
|          |          zext_ln1319_2_fu_452          |    0    |    0    |    0    |
|          |          zext_ln1319_3_fu_461          |    0    |    0    |    0    |
|          |          zext_ln1319_4_fu_471          |    0    |    0    |    0    |
|          |          zext_ln1319_5_fu_481          |    0    |    0    |    0    |
|          |          zext_ln1319_6_fu_491          |    0    |    0    |    0    |
|          |          zext_ln1319_7_fu_501          |    0    |    0    |    0    |
|          |          zext_ln1319_8_fu_511          |    0    |    0    |    0    |
|          |             i_1_cast_fu_516            |    0    |    0    |    0    |
|          |              p_cast_fu_524             |    0    |    0    |    0    |
|          |             p_cast1_fu_528             |    0    |    0    |    0    |
|   zext   |          zext_ln1317_6_fu_539          |    0    |    0    |    0    |
|          |          zext_ln1319_9_fu_551          |    0    |    0    |    0    |
|          |          zext_ln1317_7_fu_564          |    0    |    0    |    0    |
|          |          zext_ln1319_10_fu_576         |    0    |    0    |    0    |
|          |          zext_ln1317_8_fu_589          |    0    |    0    |    0    |
|          |          zext_ln1319_11_fu_601         |    0    |    0    |    0    |
|          |          zext_ln1317_9_fu_614          |    0    |    0    |    0    |
|          |          zext_ln1319_12_fu_626         |    0    |    0    |    0    |
|          |          zext_ln1317_10_fu_639         |    0    |    0    |    0    |
|          |          zext_ln1319_13_fu_651         |    0    |    0    |    0    |
|          |          zext_ln1317_11_fu_664         |    0    |    0    |    0    |
|          |          zext_ln1319_14_fu_676         |    0    |    0    |    0    |
|          |          zext_ln1317_12_fu_689         |    0    |    0    |    0    |
|          |          zext_ln1319_15_fu_701         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|    shl   |            shl_ln1319_fu_343           |    0    |    0    |    0    |
|          |           shl_ln1319_1_fu_400          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              tmp_s_fu_532              |    0    |    0    |    0    |
|          |             tmp_6_6_fu_819             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |           trunc_ln1317_fu_547          |    0    |    0    |    0    |
|          |           trunc_ln1319_fu_560          |    0    |    0    |    0    |
|          |          trunc_ln1317_1_fu_572         |    0    |    0    |    0    |
|          |          trunc_ln1319_1_fu_585         |    0    |    0    |    0    |
|          |          trunc_ln1317_2_fu_597         |    0    |    0    |    0    |
|          |          trunc_ln1319_2_fu_610         |    0    |    0    |    0    |
|   trunc  |          trunc_ln1317_3_fu_622         |    0    |    0    |    0    |
|          |          trunc_ln1319_3_fu_635         |    0    |    0    |    0    |
|          |          trunc_ln1317_4_fu_647         |    0    |    0    |    0    |
|          |          trunc_ln1319_4_fu_660         |    0    |    0    |    0    |
|          |          trunc_ln1317_5_fu_672         |    0    |    0    |    0    |
|          |          trunc_ln1319_5_fu_685         |    0    |    0    |    0    |
|          |          trunc_ln1317_6_fu_697         |    0    |    0    |    0    |
|          |          trunc_ln1319_6_fu_710         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln4_fu_756            |    0    |    0    |    0    |
|          |          trunc_ln864_1_fu_765          |    0    |    0    |    0    |
|          |          trunc_ln864_2_fu_774          |    0    |    0    |    0    |
|partselect|          trunc_ln864_3_fu_783          |    0    |    0    |    0    |
|          |          trunc_ln864_4_fu_792          |    0    |    0    |    0    |
|          |          trunc_ln864_5_fu_801          |    0    |    0    |    0    |
|          |          trunc_ln864_6_fu_810          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    8    |    0    |  18102  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln859_1_reg_1242    |   16   |
|     add_ln859_4_reg_1247    |   16   |
|         chan_reg_971        |    2   |
| conv_in_buf_V_addr_reg_1086 |    8   |
| conv_in_buf_V_load_reg_1126 |   736  |
|conv_wt_buf_V_addr_1_reg_1056|    7   |
|conv_wt_buf_V_addr_2_reg_1061|    7   |
|conv_wt_buf_V_addr_3_reg_1066|    7   |
|conv_wt_buf_V_addr_4_reg_1071|    7   |
|conv_wt_buf_V_addr_5_reg_1076|    7   |
|conv_wt_buf_V_addr_6_reg_1081|    7   |
| conv_wt_buf_V_addr_reg_1051 |    7   |
|conv_wt_buf_V_load_1_reg_1096|   112  |
|conv_wt_buf_V_load_2_reg_1101|   112  |
|conv_wt_buf_V_load_3_reg_1106|   112  |
|conv_wt_buf_V_load_4_reg_1111|   112  |
|conv_wt_buf_V_load_5_reg_1116|   112  |
|conv_wt_buf_V_load_6_reg_1121|   112  |
| conv_wt_buf_V_load_reg_1091 |   112  |
|          i_reg_957          |    3   |
|      icmp_ln46_reg_1025     |    1   |
|  indvar_flatten249_reg_978  |    5   |
|     mul_ln864_1_reg_1212    |   29   |
|     mul_ln864_2_reg_1217    |   29   |
|     mul_ln864_3_reg_1222    |   29   |
|     mul_ln864_4_reg_1227    |   29   |
|     mul_ln864_5_reg_1232    |   29   |
|     mul_ln864_6_reg_1237    |   29   |
|      mul_ln864_reg_1207     |   29   |
|      p_lcssa14_reg_964      |   112  |
| select_ln31_1_read_reg_1020 |    6   |
|    select_ln46_1_reg_1035   |    2   |
|    select_ln46_2_reg_1040   |    7   |
|     select_ln46_reg_1029    |    3   |
|   trunc_ln1317_1_reg_1147   |   16   |
|   trunc_ln1317_2_reg_1157   |   16   |
|   trunc_ln1317_3_reg_1167   |   16   |
|   trunc_ln1317_4_reg_1177   |   16   |
|   trunc_ln1317_5_reg_1187   |   16   |
|   trunc_ln1317_6_reg_1197   |   16   |
|    trunc_ln1317_reg_1137    |   16   |
|   trunc_ln1319_1_reg_1152   |   16   |
|   trunc_ln1319_2_reg_1162   |   16   |
|   trunc_ln1319_3_reg_1172   |   16   |
|   trunc_ln1319_4_reg_1182   |   16   |
|   trunc_ln1319_5_reg_1192   |   16   |
|   trunc_ln1319_6_reg_1202   |   16   |
|    trunc_ln1319_reg_1142    |   16   |
|        val_V_reg_949        |   16   |
| zext_ln1317_1_read_reg_1010 |   10   |
| zext_ln1317_2_read_reg_1005 |   10   |
| zext_ln1317_3_read_reg_1000 |   10   |
|  zext_ln1317_4_read_reg_995 |   10   |
|  zext_ln1317_5_read_reg_990 |   10   |
|  zext_ln1317_read_reg_1015  |   10   |
|    zext_ln46_read_reg_985   |   10   |
+-----------------------------+--------+
|            Total            |  2263  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_207 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_207 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_207 |  p5  |   2  |  112 |   224  ||    9    |
| grp_access_fu_207 |  p8  |   2  |   7  |   14   ||    9    |
| grp_access_fu_207 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_207 |  p13 |   2  |  112 |   224  ||    9    |
| grp_access_fu_207 |  p16 |   2  |   7  |   14   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   506  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |  18102 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |  2263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   12   |  2263  |  18174 |
+-----------+--------+--------+--------+--------+
