void F_1 ( unsigned char * V_1 , T_1 * V_2 )\r\n{\r\nint V_3 ;\r\nregister T_2 * V_4 , * V_5 , V_6 , V_7 , V_8 ;\r\nV_4 = & ( V_2 -> V_9 [ 0 ] [ 0 ] ) ;\r\nF_2 ( V_1 , V_4 [ 0 ] ) ; F_2 ( V_1 , V_4 [ 1 ] ) ; F_2 ( V_1 , V_4 [ 2 ] ) ; F_2 ( V_1 , V_4 [ 3 ] ) ;\r\nF_2 ( V_1 , V_4 [ 4 ] ) ; F_2 ( V_1 , V_4 [ 5 ] ) ; F_2 ( V_1 , V_4 [ 6 ] ) ; F_2 ( V_1 , V_4 [ 7 ] ) ;\r\nV_5 = V_4 ;\r\nV_4 += 8 ;\r\nfor ( V_3 = 0 ; V_3 < 6 ; V_3 ++ )\r\n{\r\nV_8 = V_5 [ 1 ] ;\r\nV_7 = V_5 [ 2 ] ;\r\n* ( V_4 ++ ) = ( ( V_8 << 9 ) | ( V_7 >> 7 ) ) & 0xffff ;\r\nV_6 = V_5 [ 3 ] ;\r\n* ( V_4 ++ ) = ( ( V_7 << 9 ) | ( V_6 >> 7 ) ) & 0xffff ;\r\nV_7 = V_5 [ 4 ] ;\r\n* ( V_4 ++ ) = ( ( V_6 << 9 ) | ( V_7 >> 7 ) ) & 0xffff ;\r\nV_6 = V_5 [ 5 ] ;\r\n* ( V_4 ++ ) = ( ( V_7 << 9 ) | ( V_6 >> 7 ) ) & 0xffff ;\r\nV_7 = V_5 [ 6 ] ;\r\n* ( V_4 ++ ) = ( ( V_6 << 9 ) | ( V_7 >> 7 ) ) & 0xffff ;\r\nV_6 = V_5 [ 7 ] ;\r\n* ( V_4 ++ ) = ( ( V_7 << 9 ) | ( V_6 >> 7 ) ) & 0xffff ;\r\nV_7 = V_5 [ 0 ] ;\r\nif ( V_3 >= 5 ) break;\r\n* ( V_4 ++ ) = ( ( V_6 << 9 ) | ( V_7 >> 7 ) ) & 0xffff ;\r\n* ( V_4 ++ ) = ( ( V_7 << 9 ) | ( V_8 >> 7 ) ) & 0xffff ;\r\nV_5 += 8 ;\r\n}\r\n}\r\nvoid F_3 ( T_1 * V_10 , T_1 * V_11 )\r\n{\r\nint V_12 ;\r\nregister T_2 * V_13 , * V_14 , V_15 ;\r\nV_14 = & ( V_11 -> V_9 [ 0 ] [ 0 ] ) ;\r\nV_13 = & ( V_10 -> V_9 [ 8 ] [ 0 ] ) ;\r\nfor ( V_12 = 0 ; V_12 < 9 ; V_12 ++ )\r\n{\r\n* ( V_14 ++ ) = F_4 ( V_13 [ 0 ] ) ;\r\n* ( V_14 ++ ) = ( ( int ) ( 0x10000L - V_13 [ 2 ] ) & 0xffff ) ;\r\n* ( V_14 ++ ) = ( ( int ) ( 0x10000L - V_13 [ 1 ] ) & 0xffff ) ;\r\n* ( V_14 ++ ) = F_4 ( V_13 [ 3 ] ) ;\r\nif ( V_12 == 8 ) break;\r\nV_13 -= 6 ;\r\n* ( V_14 ++ ) = V_13 [ 4 ] ;\r\n* ( V_14 ++ ) = V_13 [ 5 ] ;\r\n}\r\nV_14 = & ( V_11 -> V_9 [ 0 ] [ 0 ] ) ;\r\nV_15 = V_14 [ 1 ] ;\r\nV_14 [ 1 ] = V_14 [ 2 ] ;\r\nV_14 [ 2 ] = V_15 ;\r\nV_15 = V_14 [ 49 ] ;\r\nV_14 [ 49 ] = V_14 [ 50 ] ;\r\nV_14 [ 50 ] = V_15 ;\r\n}\r\nstatic T_2 F_4 ( unsigned int V_16 )\r\n{\r\nlong V_17 , V_18 , V_19 , V_12 , V_20 , V_21 , V_15 ;\r\nif ( V_16 == 0 )\r\nV_21 = 0 ;\r\nelse\r\n{\r\nV_17 = 0x10001 ;\r\nV_18 = V_16 ;\r\nV_21 = 1 ;\r\nV_20 = 0 ;\r\ndo {\r\nV_12 = ( V_17 % V_18 ) ;\r\nV_19 = ( V_17 - V_12 ) / V_18 ;\r\nif ( V_12 == 0 )\r\n{ if ( V_21 < 0 ) V_21 = 0x10001 + V_21 ; }\r\nelse\r\n{\r\nV_17 = V_18 ;\r\nV_18 = V_12 ;\r\nV_15 = V_21 ;\r\nV_21 = V_20 - V_19 * V_21 ;\r\nV_20 = V_15 ;\r\n}\r\n} while ( V_12 != 0 );\r\n}\r\nreturn ( ( T_2 ) V_21 ) ;\r\n}
