<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)" title="Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1994\EDAC-1994.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Robert Werner<br/><em>Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)</em><br/>EDAC-ETC-EUROASIC, 1994.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/eurodac/1994edac">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+European+Conference+on+Design+Automation+(EDAC),+European+Test+Conference+(ETC)+and+the+European+Event+in+ASIC+Design+(EUROASIC)%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)':'EDAC-ETC-EUROASIC');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{EDAC-1994,
	address       = "Paris, France",
	editor        = "Robert Werner",
<span id="isbn">	isbn          = "0-8186-5410-4",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)</span>}",
	year          = 1994,
}</pre>
</div>
<hr/>
<h3>Contents (125 items)</h3><dl class="toc"><div class="rbox"><span class="tag">20 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">17 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">16 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">16 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">12 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">12 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">8 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">8 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">8 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">7 ×<a href="tag/algorithm.html">#algorithm</a></span><br/></div><dt><a href="EDAC-1994-AlexiouSK.html">EDAC-1994-AlexiouSK</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>Design and Implementation of a High-Performance, Modular, Sorting Engine (<abbr title="George Alexiou">GA</abbr>, <abbr title="Dimitrios Stiliadis">DS</abbr>, <abbr title="Nick Kanopoulos">NK</abbr>), pp. 2–8.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-GreinerLWW.html">EDAC-1994-GreinerLWW</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library (<abbr title="Alain Greiner">AG</abbr>, <abbr title="L. Lucas">LL</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>, <abbr title="Laurent Winckel">LW</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-MichelLSDC.html">EDAC-1994-MichelLSDC</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span></dt><dd>Taking Advantage of ASICs to Improve Dependability with Very Low Overheads (<abbr title="T. Michel">TM</abbr>, <abbr title="Régis Leveugle">RL</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="R. Doucet">RD</abbr>, <abbr title="P. Chapier">PC</abbr>), pp. 14–18.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-FranssenNSCM.html">EDAC-1994-FranssenNSCM</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Control flow optimization for fast system simulation and storage minimization (<abbr title="Frank H. M. Franssen">FHMF</abbr>, <abbr title="Lode Nachtergaele">LN</abbr>, <abbr title="H. Samsom">HS</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 20–24.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-HuangR.html">EDAC-1994-HuangR</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Maximizing the Throughput of High Performance DSP Applications Using Behavioral Transformations (<abbr title="Shan-Hsi Huang">SHH</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-LiemMP.html">EDAC-1994-LiemMP</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Instruction-Set Matching and Selection for DSP and ASIP Code Generation (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Trevor C. May">TCM</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 31–37.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-RudnickHSP.html">EDAC-1994-RudnickHSP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Application of Simple Genetic Algorithms to Sequential Circuit Test Generation (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="John G. Holm">JGH</abbr>, <abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-GaiMR.html">EDAC-1994-GaiMR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>TORSIM: An Efficient Fault Simulator for Synchronous Sequential Circuits (<abbr title="Silvano Gai">SG</abbr>, <abbr title="Pier Luca Montessoro">PLM</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 46–50.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-FummiSS.html">EDAC-1994-FummiSS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Functional Approach to Delay Faults Test Generation for Sequential Circuits (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Micaela Serra">MS</abbr>), pp. 51–57.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-NguyenTDTV.html">EDAC-1994-NguyenTDTV</a> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic Synthesis and Verification of the CPU and Caches of a Mainframe System (<abbr title="Huy Nam Nguyen">HNN</abbr>, <abbr title="J. P. Tual">JPT</abbr>, <abbr title="L. Ducousso">LD</abbr>, <abbr title="Michel Thill">MT</abbr>, <abbr title="P. Vallet">PV</abbr>), pp. 60–64.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-CalvoPM.html">EDAC-1994-CalvoPM</a></dt><dd>ICM2 IC: a new ATM switching element for 2.48 Gb/s communications (<abbr title="Fermín Calvo">FC</abbr>, <abbr title="Pierre Plaza">PP</abbr>, <abbr title="Pedro Mateos">PM</abbr>), pp. 65–69.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-DongenR.html">EDAC-1994-DongenR</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Advanced Analog Circuit Design on a Digital Sea-of-Gates Array (<abbr title="R. van Dongen">RvD</abbr>, <abbr title="V. Rikkink">VR</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-GevaertVNS.html">EDAC-1994-GevaertVNS</a></dt><dd>Switched Current Sigma-Delta A/D Converter for a CMOS Subscriber Line Analog Front End (<abbr title="Dorine Gevaert">DG</abbr>, <abbr title="Jozef Vanneuville">JV</abbr>, <abbr title="Jiri Nedved">JN</abbr>, <abbr title="Jan Sevenhans">JS</abbr>), pp. 75–79.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-AjuhaM.html">EDAC-1994-AjuhaM</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Delay Reduction by Segment Substitution (<abbr title="Hitesh Ajuha">HA</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 82–86.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-RohfleischB.html">EDAC-1994-RohfleischB</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Introduction of Permissible Bridges with Application to Logic Optimization after Technology Mapping (<abbr title="Bernhard Rohfleisch">BR</abbr>, <abbr title="Franc Brglez">FB</abbr>), pp. 87–93.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-GhatrajuAM.html">EDAC-1994-GhatrajuAM</a> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis of Digital Circuits by Finding Fixpoints (<abbr title="Lakshmikanth Ghatraju">LG</abbr>, <abbr title="Mostafa H. Abd-El-Barr">MHAEB</abbr>, <abbr title="Carl McCrosky">CM</abbr>), pp. 94–98.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-BrasenS.html">EDAC-1994-BrasenS</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>FPGA Partitioning for Critical Paths (<abbr title="Daniel R. Brasen">DRB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 99–103.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-LinGB.html">EDAC-1994-LinGB</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A Low Cost BIST Methodology and Associated Novel Test Pattern Generator (<abbr title="Sen-Pin Lin">SPL</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 106–112.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-Stroele.html">EDAC-1994-Stroele</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Signature Analysis for Sequential Circuits with Reset (<abbr title="Albrecht P. Stroele">APS</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-HarrisO.html">EDAC-1994-HarrisO</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Fine-Grained Concurrency in Test Scheduling for Partial-Intrusion BIST (<abbr title="Ian G. Harris">IGH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 119–123.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-IllmanT.html">EDAC-1994-IllmanT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Fragmented Register Architecture and Test Advisor for BIST (<abbr title="Richard Illman">RI</abbr>, <abbr title="D. J. Traynor">DJT</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-ChenYF.html">EDAC-1994-ChenYF</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Bug Identification of a Real Chip Design by Symbolic Model Checking (<abbr title="Ben Chen">BC</abbr>, <abbr title="Michihiro Yamazaki">MY</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 132–136.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-ChoHMPS.html">EDAC-1994-ChoHMPS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>A State Space Decomposition Algorithm for Approximate FSM Traversal (<abbr title="Hyunwoo Cho">HC</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 137–141.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-HelbigK.html">EDAC-1994-HelbigK</a></dt><dd>An OBDD-Representation of Statecharts (<abbr title="Johannes Helbig">JH</abbr>, <abbr title="Peter Kelb">PK</abbr>), pp. 142–149.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-ZemvaBKZ.html">EDAC-1994-ZemvaBKZ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A Functionality Fault Model: Feasibility and Applications (<abbr title="Andrej Zemva">AZ</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Krzysztof Kozminski">KK</abbr>, <abbr title="Baldomir Zajc">BZ</abbr>), pp. 152–158.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-FavalliDOR.html">EDAC-1994-FavalliDOR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling of Broken Connections Faults in CMOS ICs (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Piero Olivo">PO</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-ChessL.html">EDAC-1994-ChessL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Generating Test Patterns for Bridge Faults in CMOS ICs (<abbr title="Brian Chess">BC</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-HahnKB.html">EDAC-1994-HahnKB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A Hierarchical Approach to Fault Collapsing (<abbr title="Ralf Hahn">RH</abbr>, <abbr title="Rolf Krieger">RK</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 171–176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-LinKL.html">EDAC-1994-LinKL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Direct Synthesis of Hazard-Free Asynchronous Circuits from STGs Based on Lock Relation and BG-Decomposition Approach (<abbr title="Kuan-Jen Lin">KJL</abbr>, <abbr title="Jih-Wen Kuo">JWK</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-WatanabeB.html">EDAC-1994-WatanabeB</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>State Minimization of Pseudo Non-Deterministic FSM’s (<abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 184–191.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-Damiani.html">EDAC-1994-Damiani</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Nondeterministic finite-state machines and sequential don’t cares (<abbr title="Maurizio Damiani">MD</abbr>), pp. 192–198.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-BernGMS.html">EDAC-1994-BernGMS</a></dt><dd>Boolean Manipulation with Free BDD’s. First Experimental Results (<abbr title="Jochen Bern">JB</abbr>, <abbr title="Jordan Gergov">JG</abbr>, <abbr title="Christoph Meinel">CM</abbr>, <abbr title="Anna Slobodová">AS</abbr>), pp. 200–207.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-LangevinC.html">EDAC-1994-LangevinC</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>An Extended OBDD Representation for Extended FSMs (<abbr title="Michel Langevin">ML</abbr>, <abbr title="Eduard Cerny">EC</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-HachtelMPS.html">EDAC-1994-HachtelMPS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Symbolic Algorithms to Calculate Steady-State Probabilities of a Finite State Machine (<abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Abelardo Pardo">AP</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 214–218.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-HaberlK.html">EDAC-1994-HaberlK</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/maintenance.html" title="maintenance">#maintenance</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Self Testable Boards with Standard IEEE 1149.5 Module Test and Maintenance (MTM) Bus Interface (<abbr title="Oliver F. Haberl">OFH</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-Su.html">EDAC-1994-Su</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Random Testing of Interconnects in A Boundary Scan Environment (<abbr title="Chauchin Su">CS</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-KarkkainenTW.html">EDAC-1994-KarkkainenTW</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Boundary Scan Testing Combined with Power Supply Current Monitoring (<abbr title="Matti Kärkkäinen">MK</abbr>, <abbr title="Kari Tiensyrjä">KT</abbr>, <abbr title="Matti Weissenfelt">MW</abbr>), pp. 232–235.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="EDAC-1994-SarmientoE.html">EDAC-1994-SarmientoE</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementation of a CORDIC Processor for CFFT Computation in Gallium Arsenide Technology (<abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Kamran Eshraghian">KE</abbr>), pp. 238–244.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-CoulombP.html">EDAC-1994-CoulombP</a> <span class="tag"><a href="tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>PLFP256 A Pipelined Fourier Processor (<abbr title="Pierre Coulomb">PC</abbr>, <abbr title="François Pogodalla">FP</abbr>), pp. 245–249.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-VacherBGRS.html">EDAC-1994-VacherBGRS</a> <span class="tag"><a href="tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A VLSI Implementation of Parallel Fast Fourier Transform (<abbr title="A. Vacher">AV</abbr>, <abbr title="M. Benkhebbab">MB</abbr>, <abbr title="Alain Guyot">AG</abbr>, <abbr title="T. Rousseau">TR</abbr>, <abbr title="Ali Skaf">AS</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-Saucier.html">EDAC-1994-Saucier</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Design of a Digital Neural Chip: Application to Optical Character Recognition by Neural Network (<abbr title="D. Jacquet">DJ</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 256–260.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-RamachandranGC.html">EDAC-1994-RamachandranGC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>An Algorithm for Array Variable Clustering (<abbr title="Loganath Ramachandran">LR</abbr>, <abbr title="Daniel Gajski">DG</abbr>, <abbr title="Viraphol Chaiyakul">VC</abbr>), pp. 262–266.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-SrivastavaP.html">EDAC-1994-SrivastavaP</a> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Transforming Linear Systems for Joint Latency and Throughout Optimization (<abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 267–271.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-BhatiaJ.html">EDAC-1994-BhatiaJ</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Genesis: A Behavioral Synthesis System for Hierarchical Testability (<abbr title="Sandeep Bhatia">SB</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 272–276.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-WuTWL.html">EDAC-1994-WuTWL</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Synthesis Method for Mixed Synchronous / Asynchronous Behavior (<abbr title="Tsung-Yi Wu">TYW</abbr>, <abbr title="Tzu-Chieh Tien">TCT</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 277–281.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-VuksicF.html">EDAC-1994-VuksicF</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A New BIST Approach for Delay Fault Testing (<abbr title="Anton Vuksic">AV</abbr>, <abbr title="Karl Fuchs">KF</abbr>), pp. 284–288.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-ChenG.html">EDAC-1994-ChenG</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>BIST Test Pattern Generators for Stuck-Open and Delay Testing (<abbr title="Chih-Ang Chen">CAC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 289–296.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-KeM.html">EDAC-1994-KeM</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Delay-Verifiable Two-Level Circuits (<abbr title="Wuudiann Ke">WK</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 297–301.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-Wang.html">EDAC-1994-Wang</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Synthesis of Sequential Machines with Reduced Testing Cost (<abbr title="Sying-Jyan Wang">SJW</abbr>), pp. 302–306.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-RamachandranK.html">EDAC-1994-RamachandranK</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incorporating the Controller Effects During Register Transfer Level Synthesis (<abbr title="Champaka Ramachandran">CR</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-HolmesG.html">EDAC-1994-HolmesG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>An Algorithm for Generation of Behavioral Shape Functions (<abbr title="Nancy D. Holmes">NDH</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 314–318.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-DalkilicP.html">EDAC-1994-DalkilicP</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimal Operation Scheduling Using Resource Lower Bound Estimations (<abbr title="Mehmet Emin Dalkiliç">MED</abbr>, <abbr title="Vijay Pitchumani">VP</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-GrantML.html">EDAC-1994-GrantML</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Address Generator Hardware (<abbr title="Douglas M. Grant">DMG</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Paul E. R. Lippens">PERL</abbr>), pp. 325–329.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-BrashearMOPM.html">EDAC-1994-BrashearMOPM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis (<abbr title="Ronn B. Brashear">RBB</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-SivaramanS.html">EDAC-1994-SivaramanS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards Incorporating Device Parameter Variations in Timing Analysis (<abbr title="Mukund Sivaraman">MS</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 338–342.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-FrosslK.html">EDAC-1994-FrosslK</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model to Uniformly Represent the Function and Timing of MOS Circuits and its Application to VHDL Simulation (<abbr title="Jürgen Frößl">JF</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-SafiniaLS.html">EDAC-1994-SafiniaLS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Taking Advantage of High Level Functional Information to Refine Timing Analysis and Timing Modeling (<abbr title="C. Safinia">CS</abbr>, <abbr title="Régis Leveugle">RL</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 349–353.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-Rodriguez-MontanesF.html">EDAC-1994-Rodriguez-MontanesF</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Analysis of Bridging Defects in Sequential CMOS Circuits and their Current Testability (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 356–360.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-Sachdev.html">EDAC-1994-Sachdev</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Transforming Sequential Logic in Digital CMOS ICs for Voltage and IDDQ Testing (<abbr title="Manoj Sachdev">MS</abbr>), pp. 361–365.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-IsernF.html">EDAC-1994-IsernF</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Test of Bridging Faults in Scan-based Sequential Circuits (<abbr title="Eugeni Isern">EI</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 366–370.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-McGowenF.html">EDAC-1994-McGowenF</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>A Study of Undetectable Non-Feedback Shorts for the Purpose of Physical-DFT (<abbr title="Richard McGowen">RM</abbr>, <abbr title="F. Joel Ferguson">FJF</abbr>), pp. 371–375.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-VanbekbergenYLM.html">EDAC-1994-VanbekbergenYLM</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>A Generalized Signal Transition Graph Model for Specification of Complex Interfaces (<abbr title="Peter Vanbekbergen">PV</abbr>, <abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 378–384.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-KorfS.html">EDAC-1994-KorfS</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Interface Controller Synthesis from Requirement Specifications (<abbr title="Franz Korf">FK</abbr>, <abbr title="Rainer Schlör">RS</abbr>), pp. 385–394.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="EDAC-1994-NarayanG.html">EDAC-1994-NarayanG</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of System-Level Bus Interfaces (<abbr title="Sanjiv Narayan">SN</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 395–399.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-EsbensenM.html">EDAC-1994-EsbensenM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>A Genetic Algorithm for the Steiner Problem in a Graph (<abbr title="Henrik Esbensen">HE</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 402–406.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-HuijbregtsEJ.html">EDAC-1994-HuijbregtsEJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Design Rule Correct Maze Routing (<abbr title="Ed P. Huijbregts">EPH</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 407–411.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-WuM.html">EDAC-1994-WuM</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>An Efficient Router for 2-D Field Programmable Gate Arrays (<abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 412–416.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-AkitaA.html">EDAC-1994-AkitaA</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>A Method for Reducing Power Consumption of CMOS Logic Based on Signal Transition Probability (<abbr title="J. Akita">JA</abbr>, <abbr title="K. Asada">KA</abbr>), pp. 420–424.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-LinCHH.html">EDAC-1994-LinCHH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Cell Height Driven Transistor Sizing in a Cell Based Module Design (<abbr title="How-Rern Lin">HRL</abbr>, <abbr title="Ching-Lung Chou">CLC</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-McCoyR.html">EDAC-1994-McCoyR</a></dt><dd>Non-Tree Routing (<abbr title="Bernard A. McCoy">BAM</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 430–434.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-SousaGTW.html">EDAC-1994-SousaGTW</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault Modeling and Defect Level Projections in Digital ICs (<abbr title="José T. de Sousa">JTdS</abbr>, <abbr title="Fernando M. Gonçalves">FMG</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>), pp. 436–442.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-XueDJ.html">EDAC-1994-XueDJ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/float.html" title="float">#float</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Probability Analysis for CMOS Floating Gate Faults (<abbr title="Hua Xue">HX</abbr>, <abbr title="Chennian Di">CD</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-JamoussiK.html">EDAC-1994-JamoussiK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>M-Testability: An Approach for Data-Path Testability Evaluation (<abbr title="Mohamed Jamoussi">MJ</abbr>, <abbr title="Bozena Kaminska">BK</abbr>), pp. 449–455.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-GajskiVN.html">EDAC-1994-GajskiVN</a> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>A System-Design Methodology: Executable-Specification Refinement (<abbr title="Daniel Gajski">DG</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Sanjiv Narayan">SN</abbr>), pp. 458–463.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-IsmailOJ.html">EDAC-1994-IsmailOJ</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive System-level Partitioning with PARTIF (<abbr title="Tarek Ben Ismail">TBI</abbr>, <abbr title="Kevin O'Brien">KO</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 464–468.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-EdwardsF.html">EDAC-1994-EdwardsF</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A Development Environment for the Cosynthesis of Embedded Software/Hardware Systems (<abbr title="Martyn Edwards">ME</abbr>, <abbr title="John Forrest">JF</abbr>), pp. 469–473.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-NaganumaOH.html">EDAC-1994-NaganumaOH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>High-Level Design Validation Using Algorithmic Debugging (<abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Takeshi Ogura">TO</abbr>, <abbr title="Tamio Hoshino">TH</abbr>), pp. 474–480.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-RouzeyreDS.html">EDAC-1994-RouzeyreDS</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Component Selection, Scheduling and Control Schemes for High Level Synthesis (<abbr title="Bruno Rouzeyre">BR</abbr>, <abbr title="D. Dupont">DD</abbr>, <abbr title="Georges Sagnes">GS</abbr>), pp. 482–489.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-DepuydtGGM.html">EDAC-1994-DepuydtGGM</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Scheduling and Software Pipelining of Repetitive Signal Flow Graphs with Delay Line Optimization (<abbr title="Francis Depuydt">FD</abbr>, <abbr title="Werner Geurts">WG</abbr>, <abbr title="Gert Goossens">GG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-YangMD.html">EDAC-1994-YangMD</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling with Environmental Constraints based on Automata Representations (<abbr title="Jerry Chih-Yuan Yang">JCYY</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Maurizio Damiani">MD</abbr>), pp. 495–501.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-SchoofsGM.html">EDAC-1994-SchoofsGM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Signal Type Optimisation in the Design of Time-Multiplexed DSP Architectures (<abbr title="Koen Schoofs">KS</abbr>, <abbr title="Gert Goossens">GG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 502–506.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-LinCL.html">EDAC-1994-LinCL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>TRANS: A Fast and Memory-Efficient Path Delay Fault Simulator (<abbr title="Meng Chiy Lin">MCL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 508–512.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-WittmannH.html">EDAC-1994-WittmannH</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient Path Identification for Delay Testing — Time and Space Optimization (<abbr title="Hannes C. Wittmann">HCW</abbr>, <abbr title="Manfred Henftling">MH</abbr>), pp. 513–517.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-DumasGLP.html">EDAC-1994-DumasGLP</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Effectiveness of a Variable Sampling Time Strategy for Delay Fault Diagnosis (<abbr title="D. Dumas">DD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-KunzmannB.html">EDAC-1994-KunzmannB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate-Delay Fault Test with Conventional Scan-Design (<abbr title="Arno Kunzmann">AK</abbr>, <abbr title="Frank Böhland">FB</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-DonnaySGSKL.html">EDAC-1994-DonnaySGSKL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Methodology for Analog Design Automation in Mixed-Signal ASICs (<abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Koen Swings">KS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>, <abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-MoserNAAP.html">EDAC-1994-MoserNAAP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A Graphical Approach to Analogue Behavioural Modelling (<abbr title="Vincent Moser">VM</abbr>, <abbr title="Pascal Nussbaum">PN</abbr>, <abbr title="Hans Peter Amann">HPA</abbr>, <abbr title="Luc Astier">LA</abbr>, <abbr title="Fausto Pellandini">FP</abbr>), pp. 535–539.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-ByrneMLD.html">EDAC-1994-ByrneMLD</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Overview of Analogue Optimisation Using “AD-OPT” (<abbr title="Eamonn Byrne">EB</abbr>, <abbr title="Oliver McCarthy">OM</abbr>, <abbr title="David Lucas">DL</abbr>, <abbr title="Brian Donnellan">BD</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-IkedaA.html">EDAC-1994-IkedaA</a></dt><dd>A Reduced-swing Data Transmission Scheme for Resistive Bus Lines in VSLIs (<abbr title="Makoto Ikeda">MI</abbr>, <abbr title="Kunihiro Asada">KA</abbr>), pp. 546–550.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-LiW.html">EDAC-1994-LiW</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Logic and Fault Simulation by Cellular Automata (<abbr title="Yih-Lang Li">YLL</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 552–556.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-MichaelsS.html">EDAC-1994-MichaelsS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Variable Accuracy Device Modeling for Event-Driven Circuit Simulation (<abbr title="Kimon W. Michaels">KWM</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-WangFF.html">EDAC-1994-WangFF</a></dt><dd>An Accurate Time-Domain Current Waveform Simulator for VLSI Circuits (<abbr title="Jyh-Herng Wang">JHW</abbr>, <abbr title="Jen-Teng Fan">JTF</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 562–566.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-WangD.html">EDAC-1994-WangD</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Efficient Yield Optimization Method Using A Two Step Linear Approximation of Circuit Performance (<abbr title="Zhihua Wang">ZW</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 567–571.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-NicolaidisB.html">EDAC-1994-NicolaidisB</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Efficient Implementations of Self-Checking Multiply and Divide Arrays (<abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Hakim Bederr">HB</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-HellebrandW.html">EDAC-1994-HellebrandW</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Self-Testable Controllers (<abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDAC-1994-KimCL.html">EDAC-1994-KimCL</a> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Stepwise Refinement Data Path Synthesis Procedure for Easy Testability (<abbr title="Taewhan Kim">TK</abbr>, <abbr title="Ki-Seok Chung">KSC</abbr>, <abbr title="Chien-Liang Liu">CLL</abbr>), pp. 586–590.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-FlottesHR.html">EDAC-1994-FlottesHR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis of BISTed Data Paths From High Level Specification (<abbr title="Marie-Lise Flottes">MLF</abbr>, <abbr title="D. Hammad">DH</abbr>, <abbr title="Bruno Rouzeyre">BR</abbr>), pp. 591–598.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-StraubeWS.html">EDAC-1994-StraubeWS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HANDICAP — A System for Design Consulting (<abbr title="M. Straube">MS</abbr>, <abbr title="Wolfgang Wilkes">WW</abbr>, <abbr title="Gunter Schlageter">GS</abbr>), pp. 600–604.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-BartelsKSS.html">EDAC-1994-BartelsKSS</a> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Flow Management Requirements of a Test Harness for Testing the Reliability of an Electronic CAD System (<abbr title="Gunnar Bartels">GB</abbr>, <abbr title="Peter Kist">PK</abbr>, <abbr title="Kees Schot">KS</abbr>, <abbr title="Mattie Sim">MS</abbr>), pp. 605–609.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-ParikhSBSG.html">EDAC-1994-ParikhSBSG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Distributed Computing, Automatic Design, and Error Recovery in the ULYSSES II Framework (<abbr title="Sandip Parikh">SP</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>, <abbr title="James Sienicki">JS</abbr>, <abbr title="Ganesh Ramakrishnan">GR</abbr>), pp. 610–617.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDAC-1994-ChangCM.html">EDAC-1994-ChangCM</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Minimizing ROBDD Size of Incompletely Specified Multiple Output Functions (<abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="David Ihsin Cheng">DIC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 620–624.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-BaharCHMS.html">EDAC-1994-BaharCHMS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Timing Analysis of Combinational Circuits using ADD’s (<abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Hyunwoo Cho">HC</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 625–629.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-WurthW.html">EDAC-1994-WurthW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Calculation of Boolean Relations for Multi-Level Logic Optimization (<abbr title="Bernd Wurth">BW</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 630–634.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-CamuratiCPBS.html">EDAC-1994-CamuratiCPBS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>System-Level Modeling and Verification: a Comprehensive Design Methodology (<abbr title="Paolo Camurati">PC</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Catherine Bayol">CB</abbr>, <abbr title="Bernard Soulas">BS</abbr>), pp. 636–640.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-BreuerFK.html">EDAC-1994-BreuerFK</a> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Clean formal semantics for VHDL (<abbr title="Peter T. Breuer">PTB</abbr>, <abbr title="Luis Sánchez Fernández">LSF</abbr>, <abbr title="Carlos Delgado Kloos">CDK</abbr>), pp. 641–647.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDAC-1994-SchneiderKK.html">EDAC-1994-SchneiderKK</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Control Path Oriented Verification of Sequential Generic Circuits with Control and Data Path (<abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Ramayya Kumar">RK</abbr>), pp. 648–652.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDAC-1994-Vitsyn.html">EDAC-1994-Vitsyn</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>The Russian EDA Standards Activities (<abbr title="N. M. Vitsyn">NMV</abbr>), p. 654.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-JohanssonVG.html">EDAC-1994-JohanssonVG</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>“Underground Capacitors” Very Efficient Decoupling for High Performance UHF Signal Processing ICs (<abbr title="Thomas Johansson">TJ</abbr>, <abbr title="L. R. Virtanen">LRV</abbr>, <abbr title="J. M. Gobbi">JMG</abbr>), p. 655.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-RobertGMT.html">EDAC-1994-RobertGMT</a> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Design of a Real Time Geometric Classifier (<abbr title="Michel Robert">MR</abbr>, <abbr title="Patrick Gorria">PG</abbr>, <abbr title="Johel Mitéran">JM</abbr>, <abbr title="S. Turgis">ST</abbr>), p. 656.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-BalboniCFS.html">EDAC-1994-BalboniCFS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>From Behavioral Description to Systolic Array Based Architectures (<abbr title="Alessandro Balboni">AB</abbr>, <abbr title="Claudio Costi">CC</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), p. 657.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-AbderrahmanKS.html">EDAC-1994-AbderrahmanKS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of Simultaneous Switching Power and Ground Noise of Static CMOS Combinational Circuits (<abbr title="Abdessatar Abderrahman">AA</abbr>, <abbr title="Bozena Kaminska">BK</abbr>, <abbr title="Yvon Savaria">YS</abbr>), p. 658.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-AhmadM.html">EDAC-1994-AhmadM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>AREAL: Automated Reasoning Expert for Analogue Layout (<abbr title="H. H. Ahmad">HHA</abbr>, <abbr title="R. J. Mack">RJM</abbr>), p. 659.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-DufourN.html">EDAC-1994-DufourN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>An Optimizable Model for Process Independent Symbolic Design (<abbr title="Jean-Claude Dufourd">JCD</abbr>, <abbr title="Jean-François Naviner">JFN</abbr>), p. 660.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-WuLCL.html">EDAC-1994-WuLCL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Distributed Fault Simulation for Sequential Circuits by Pattern Partitioning (<abbr title="Wen Ching Wu">WCW</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>, <abbr title="Won Yih Lin">WYL</abbr>), p. 661.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-VermeirenSE.html">EDAC-1994-VermeirenSE</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Suggestion for Accelerating the Analog Fault Simulation (<abbr title="Wolfgang Vermeiren">WV</abbr>, <abbr title="Bernd Straube">BS</abbr>, <abbr title="Günter Elst">GE</abbr>), p. 662.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-Koudakou.html">EDAC-1994-Koudakou</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Software Implementation and Statistical Optimization of Some Electronic Component’s Lifetime (<abbr title="K. C. Koudakou">KCK</abbr>), p. 663.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-BoniCFMO.html">EDAC-1994-BoniCFMO</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Physical Modeling of Linearity Errors for the Diagnosis of High Resolution R-2R D/A Converters (<abbr title="Andrea Boni">AB</abbr>, <abbr title="Giovanni Chiorboli">GC</abbr>, <abbr title="G. Franco">GF</abbr>, <abbr title="S. Mazzoleni">SM</abbr>, <abbr title="M. Ostacoli">MO</abbr>), p. 664.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-AhmedCC.html">EDAC-1994-AhmedCC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Model-based Approach to Analog Fault Diagnosis using Techniques from Optimisation (<abbr title="Salman Ahmed">SA</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>, <abbr title="Phil Collins">PC</abbr>), p. 665.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-AGZS.html">EDAC-1994-AGZS</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Tests for Ring-Address SRAM-type FIFOs (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Ivo Schanstra">IS</abbr>), p. 666.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-BeckerD.html">EDAC-1994-BeckerD</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of Circuits Derived from Functional Decision Diagrams (<abbr title="Bernd Becker">BB</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), p. 667.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-HirechFGR.html">EDAC-1994-HirechFGR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Redefinable Symbolic Simulation Technique to Testability Design Rules Checking (<abbr title="Mokhtar Hirech">MH</abbr>, <abbr title="Olivier Florent">OF</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="El Housseine Rejouan">EHR</abbr>), p. 668.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-BurgunDGPS.html">EDAC-1994-BurgunDGPS</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multilevel Logic Synthesis of Very High Complexity Circuits (<abbr title="Luc Burgun">LB</abbr>, <abbr title="N. Dictus">ND</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="E. Pradho">EP</abbr>, <abbr title="C. Sarwary">CS</abbr>), p. 669.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-BanerjeeRCP.html">EDAC-1994-BanerjeeRCP</a> <span class="tag"><a href="tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span></dt><dd>Signal Transition Graph Transformations for Initializability (<abbr title="Savita Banerjee">SB</abbr>, <abbr title="Rabindra K. Roy">RKR</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>), p. 670.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-DhodhiAC.html">EDAC-1994-DhodhiAC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Application-Specific Multiprocessor Systems (<abbr title="Muhammad K. Dhodhi">MKD</abbr>, <abbr title="Imtiaz Ahmad">IA</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), p. 671.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDAC-1994-ZepterG.html">EDAC-1994-ZepterG</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Generating Synchronous Timed Descriptions of Digital Receivers from Dynamic Data Flow System Level Configurations (<abbr title="Peter Zepter">PZ</abbr>, <abbr title="Thorsten Grötker">TG</abbr>), p. 672.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>