--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml qmxc6slx16_top.twx qmxc6slx16_top.ncd -o
qmxc6slx16_top.twr qmxc6slx16_top.pcf

Design file:              qmxc6slx16_top.ncd
Physical constraint file: qmxc6slx16_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_50M_i = PERIOD TIMEGRP "clock_50M_i" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_50M_i = PERIOD TIMEGRP "clock_50M_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.615ns (period - min period limit)
  Period: 11.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: pll_1/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: pll_1/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: pll_1/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_master_s = PERIOD TIMEGRP "clock_master_s" 46.56 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_master_s = PERIOD TIMEGRP "clock_master_s" 46.56 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 42.990ns (period - min period limit)
  Period: 46.560ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 42.990ns (period - min period limit)
  Period: 46.560ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 42.990ns (period - min period limit)
  Period: 46.560ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Logical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clock_master_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_sdram_s = PERIOD TIMEGRP "clock_sdram_s" 11.645 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_sdram_s = PERIOD TIMEGRP "clock_sdram_s" 11.645 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.165ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.645ns
  High pulse: 5.822ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ram/data_o<3>/SR
  Logical resource: ram/data_o_0/SR
  Location pin: SLICE_X10Y36.SR
  Clock network: reset_s
--------------------------------------------------------------------------------
Slack: 11.165ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.645ns
  High pulse: 5.822ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ram/data_o<3>/SR
  Logical resource: ram/data_o_1/SR
  Location pin: SLICE_X10Y36.SR
  Clock network: reset_s
--------------------------------------------------------------------------------
Slack: 11.165ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.645ns
  High pulse: 5.822ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ram/data_o<3>/SR
  Logical resource: ram/data_o_2/SR
  Location pin: SLICE_X10Y36.SR
  Clock network: reset_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdram_clock_o = PERIOD TIMEGRP "sdram_clock_o" 11.645 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 
279.365 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 474683821 paths analyzed, 5759 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  45.831ns.
--------------------------------------------------------------------------------

Paths for end point audior/d_q_16 (SLICE_X27Y19.B3), 20242851 paths
--------------------------------------------------------------------------------
Slack (setup path):     116.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.738ns (Levels of Logic = 15)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M10      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.B1      net (fanout=1)        1.477   mixer/ear_sig_s<10>
    SLICE_X28Y39.BMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.C5      net (fanout=2)        0.455   ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.COUT    Topcyc                0.325   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>2
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.AMUX    Topaa                 0.456   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.A6      net (fanout=3)        0.854   audior/n0032<16>
    SLICE_X24Y20.AMUX    Topaa                 0.449   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<16>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X26Y19.D5      net (fanout=1)        0.499   audior/dac_i[14]_del2_s[17]_add_3_OUT<16>
    SLICE_X26Y19.D       Tilo                  0.254   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0
    SLICE_X27Y19.B3      net (fanout=2)        0.377   N692
    SLICE_X27Y19.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     21.738ns (9.200ns logic, 12.538ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.650ns (Levels of Logic = 15)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M11      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.C1      net (fanout=1)        1.385   mixer/ear_sig_s<11>
    SLICE_X28Y39.CMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd12
    SLICE_X28Y39.DX      net (fanout=2)        0.663   ADDER_FOR_MULTADD_Madd12
    SLICE_X28Y39.COUT    Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.AMUX    Topaa                 0.456   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.A6      net (fanout=3)        0.854   audior/n0032<16>
    SLICE_X24Y20.AMUX    Topaa                 0.449   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<16>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X26Y19.D5      net (fanout=1)        0.499   audior/dac_i[14]_del2_s[17]_add_3_OUT<16>
    SLICE_X26Y19.D       Tilo                  0.254   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0
    SLICE_X27Y19.B3      net (fanout=2)        0.377   N692
    SLICE_X27Y19.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     21.650ns (8.996ns logic, 12.654ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.606ns (Levels of Logic = 15)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M10      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.B1      net (fanout=1)        1.477   mixer/ear_sig_s<10>
    SLICE_X28Y39.BMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.C5      net (fanout=2)        0.455   ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.COUT    Topcyc                0.325   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>2
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.COUT    Tbyp                  0.093   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
    SLICE_X26Y32.CIN     net (fanout=1)        0.135   ADDER_FOR_MULTADD_Madd3_cy<0>11
    SLICE_X26Y32.AQ      Tito_logic            0.698   ADDER_FOR_MULTADD_Madd_133
                                                       ADDER_FOR_MULTADD_Madd3_xor<0>_14
                                                       ADDER_FOR_MULTADD_Madd_123_rt
    SLICE_X26Y25.A2      net (fanout=4)        1.220   ADDER_FOR_MULTADD_Madd_123
    SLICE_X26Y25.DMUX    Topad                 0.667   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_lut<12>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.AMUX    Topaa                 0.456   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.A6      net (fanout=3)        0.854   audior/n0032<16>
    SLICE_X24Y20.AMUX    Topaa                 0.449   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<16>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X26Y19.D5      net (fanout=1)        0.499   audior/dac_i[14]_del2_s[17]_add_3_OUT<16>
    SLICE_X26Y19.D       Tilo                  0.254   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0
    SLICE_X27Y19.B3      net (fanout=2)        0.377   N692
    SLICE_X27Y19.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     21.606ns (9.067ns logic, 12.539ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point audior/d_q_16 (SLICE_X27Y19.B2), 26664318 paths
--------------------------------------------------------------------------------
Slack (setup path):     116.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.578ns (Levels of Logic = 14)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M10      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.B1      net (fanout=1)        1.477   mixer/ear_sig_s<10>
    SLICE_X28Y39.BMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.C5      net (fanout=2)        0.455   ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.COUT    Topcyc                0.325   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>2
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.BMUX    Topab                 0.532   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.B3      net (fanout=2)        0.960   audior/n0032<17>
    SLICE_X24Y20.BMUX    Topbb                 0.428   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<17>1
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X27Y19.B2      net (fanout=2)        0.809   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X27Y19.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     21.578ns (9.001ns logic, 12.577ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.490ns (Levels of Logic = 14)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M11      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.C1      net (fanout=1)        1.385   mixer/ear_sig_s<11>
    SLICE_X28Y39.CMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd12
    SLICE_X28Y39.DX      net (fanout=2)        0.663   ADDER_FOR_MULTADD_Madd12
    SLICE_X28Y39.COUT    Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.BMUX    Topab                 0.532   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.B3      net (fanout=2)        0.960   audior/n0032<17>
    SLICE_X24Y20.BMUX    Topbb                 0.428   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<17>1
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X27Y19.B2      net (fanout=2)        0.809   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X27Y19.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     21.490ns (8.797ns logic, 12.693ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.487ns (Levels of Logic = 14)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M10      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.B1      net (fanout=1)        1.477   mixer/ear_sig_s<10>
    SLICE_X28Y39.BMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.C5      net (fanout=2)        0.455   ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.COUT    Topcyc                0.325   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>2
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.AMUX    Topaa                 0.456   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.A6      net (fanout=3)        0.854   audior/n0032<16>
    SLICE_X24Y20.BMUX    Topab                 0.519   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<16>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X27Y19.B2      net (fanout=2)        0.809   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X27Y19.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     21.487ns (9.016ns logic, 12.471ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point audior/dac_o (SLICE_X26Y19.C2), 26664318 paths
--------------------------------------------------------------------------------
Slack (setup path):     116.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/dac_o (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.512ns (Levels of Logic = 14)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/dac_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M10      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.B1      net (fanout=1)        1.477   mixer/ear_sig_s<10>
    SLICE_X28Y39.BMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.C5      net (fanout=2)        0.455   ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.COUT    Topcyc                0.325   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>2
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.BMUX    Topab                 0.532   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.B3      net (fanout=2)        0.960   audior/n0032<17>
    SLICE_X24Y20.BMUX    Topbb                 0.428   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<17>1
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X26Y19.C2      net (fanout=2)        0.777   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X26Y19.CLK     Tas                   0.339   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25
                                                       audior/dac_o
    -------------------------------------------------  ---------------------------
    Total                                     21.512ns (8.967ns logic, 12.545ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/dac_o (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.424ns (Levels of Logic = 14)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/dac_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M11      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.C1      net (fanout=1)        1.385   mixer/ear_sig_s<11>
    SLICE_X28Y39.CMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd12
    SLICE_X28Y39.DX      net (fanout=2)        0.663   ADDER_FOR_MULTADD_Madd12
    SLICE_X28Y39.COUT    Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.BMUX    Topab                 0.532   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.B3      net (fanout=2)        0.960   audior/n0032<17>
    SLICE_X24Y20.BMUX    Topbb                 0.428   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<17>1
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X26Y19.C2      net (fanout=2)        0.777   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X26Y19.CLK     Tas                   0.339   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25
                                                       audior/dac_o
    -------------------------------------------------  ---------------------------
    Total                                     21.424ns (8.763ns logic, 12.661ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_ear_7 (FF)
  Destination:          audior/dac_o (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.421ns (Levels of Logic = 14)
  Clock Path Skew:      -1.143ns (3.051 - 4.194)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_ear_7 to audior/dac_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.430   the_msx/swiop/volumes_q_ear<7>
                                                       the_msx/swiop/volumes_q_ear_7
    DSP48_X1Y10.A7       net (fanout=2)        1.373   the_msx/swiop/volumes_q_ear<7>
    DSP48_X1Y10.M10      Tdspdo_A_M            3.265   mixer/Mmult_ear_sig_s
                                                       mixer/Mmult_ear_sig_s
    SLICE_X28Y39.B1      net (fanout=1)        1.477   mixer/ear_sig_s<10>
    SLICE_X28Y39.BMUX    Tilo                  0.298   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.C5      net (fanout=2)        0.455   ADDER_FOR_MULTADD_Madd11
    SLICE_X28Y39.COUT    Topcyc                0.325   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>2
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   ADDER_FOR_MULTADD_Madd1_cy<0>3
    SLICE_X28Y40.CQ      Tito_logic            0.763   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_61_rt
    SLICE_X26Y30.C5      net (fanout=1)        1.134   ADDER_FOR_MULTADD_Madd_61
    SLICE_X26Y30.CMUX    Tilo                  0.326   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.DX      net (fanout=2)        1.251   ADDER_FOR_MULTADD_Madd36
    SLICE_X26Y30.COUT    Tdxcy                 0.109   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
    SLICE_X26Y31.CIN     net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd3_cy<0>7
    SLICE_X26Y31.BQ      Tito_logic            0.788   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_93_rt
    SLICE_X26Y24.B5      net (fanout=4)        1.351   ADDER_FOR_MULTADD_Madd_93
    SLICE_X26Y24.COUT    Topcyb                0.483   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<9>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X26Y25.DMUX    Tcind                 0.320   midi/databuf_q<3>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X28Y23.A2      net (fanout=9)        1.259   audio_r_s<15>
    SLICE_X28Y23.A       Tilo                  0.235   joy/joy_count[4]_PWR_180_o_equal_5_o
                                                       audior/Msub_n0029_xor<15>11
    SLICE_X18Y20.D4      net (fanout=1)        1.418   audior/n0029<15>
    SLICE_X18Y20.DMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003215
    SLICE_X18Y21.A1      net (fanout=2)        1.002   audior/Msub_n003215
    SLICE_X18Y21.AMUX    Topaa                 0.456   jt51/jt51_inst/u_acc/u_acc/bits<14>_0
                                                       audior/Msub_n0032_lut<0>16
                                                       audior/Msub_n0032_xor<0>_16
    SLICE_X24Y20.A6      net (fanout=3)        0.854   audior/n0032<16>
    SLICE_X24Y20.BMUX    Topab                 0.519   the_msx/swiop/vf_on_de_v<0>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<16>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X26Y19.C2      net (fanout=2)        0.777   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X26Y19.CLK     Tas                   0.339   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25
                                                       audior/dac_o
    -------------------------------------------------  ---------------------------
    Total                                     21.421ns (8.982ns logic, 12.439ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 279.365 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyb/keymap/Mram_ram_q (RAMB8_X1Y19.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/keymap_data_q_1 (FF)
  Destination:          keyb/keymap/Mram_ram_q (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (1.878 - 1.864)
  Source Clock:         clock_cpu_s_BUFG falling at 419.047ns
  Destination Clock:    clks/clock_3m_s_BUFG falling at 419.047ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/keymap_data_q_1 to keyb/keymap/Mram_ram_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.BQ      Tcko                  0.198   the_msx/swiop/keymap_data_q<3>
                                                       the_msx/swiop/keymap_data_q_1
    RAMB8_X1Y19.DIADI1   net (fanout=1)        0.125   the_msx/swiop/keymap_data_q<1>
    RAMB8_X1Y19.CLKAWRCLKTrckd_DIA   (-Th)     0.053   keyb/keymap/Mram_ram_q
                                                       keyb/keymap/Mram_ram_q
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point keyb/keymap/Mram_ram_q (RAMB8_X1Y19.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/keymap_data_q_2 (FF)
  Destination:          keyb/keymap/Mram_ram_q (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (1.878 - 1.864)
  Source Clock:         clock_cpu_s_BUFG falling at 419.047ns
  Destination Clock:    clks/clock_3m_s_BUFG falling at 419.047ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/keymap_data_q_2 to keyb/keymap/Mram_ram_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.CQ      Tcko                  0.198   the_msx/swiop/keymap_data_q<3>
                                                       the_msx/swiop/keymap_data_q_2
    RAMB8_X1Y19.DIADI2   net (fanout=1)        0.244   the_msx/swiop/keymap_data_q<2>
    RAMB8_X1Y19.CLKAWRCLKTrckd_DIA   (-Th)     0.053   keyb/keymap/Mram_ram_q
                                                       keyb/keymap/Mram_ram_q
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.145ns logic, 0.244ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4 (SLICE_X0Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3 (FF)
  Destination:          jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 279.365ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3 to jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y12.CQ       Tcko                  0.200   jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb<5>
                                                       jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3
    SLICE_X0Y12.C5       net (fanout=1)        0.061   jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb<3>
    SLICE_X0Y12.CLK      Tah         (-Th)    -0.121   jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb<5>
                                                       jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/Mmux_bb[18]_GND_280_o_mux_4_OUT141
                                                       jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 279.365 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 275.795ns (period - min period limit)
  Period: 279.365ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: keyb/keymap/Mram_ram_q/CLKAWRCLK
  Logical resource: keyb/keymap/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: clks/clock_3m_s_BUFG
--------------------------------------------------------------------------------
Slack: 275.795ns (period - min period limit)
  Period: 279.365ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: keyb/keymap/Mram_ram_q/CLKBRDCLK
  Logical resource: keyb/keymap/Mram_ram_q/CLKBRDCLK
  Location pin: RAMB8_X1Y19.CLKBRDCLK
  Clock network: clks/clock_3m_s_BUFG
--------------------------------------------------------------------------------
Slack: 276.699ns (period - min period limit)
  Period: 279.365ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clks/clock_3m_s_BUFG/I0
  Logical resource: clks/clock_3m_s_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clks/clock_3m_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 
93.121 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 114 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.000ns.
--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     82.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb/icap_i_s_10 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          93.121ns
  Data Path Delay:      10.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.274ns (0.778 - 0.504)
  Source Clock:         clks/clock_vdp_s rising at 0.000ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb/icap_i_s_10 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y2.AMUX     Tshcko                0.518   mb/icap_i_s<15>
                                                       mb/icap_i_s_10
    ICAP_X0Y0.I10        net (fanout=1)        0.972   mb/icap_i_s<10>
    ICAP_X0Y0.CLK        Tcapdck_I             9.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                     10.490ns (9.518ns logic, 0.972ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     82.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb/icap_i_s_12 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          93.121ns
  Data Path Delay:      10.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.274ns (0.778 - 0.504)
  Source Clock:         clks/clock_vdp_s rising at 0.000ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb/icap_i_s_12 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y2.AQ       Tcko                  0.430   mb/icap_i_s<15>
                                                       mb/icap_i_s_12
    ICAP_X0Y0.I12        net (fanout=1)        1.041   mb/icap_i_s<12>
    ICAP_X0Y0.CLK        Tcapdck_I             9.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                     10.471ns (9.430ns logic, 1.041ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     82.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb/icap_i_s_9 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          93.121ns
  Data Path Delay:      10.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.383ns (0.998 - 0.615)
  Source Clock:         clks/clock_vdp_s rising at 0.000ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb/icap_i_s_9 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.CQ       Tcko                  0.476   mb/icap_i_s<11>
                                                       mb/icap_i_s_9
    ICAP_X0Y0.I13        net (fanout=2)        1.064   mb/icap_i_s<9>
    ICAP_X0Y0.CLK        Tcapdck_I             9.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                     10.540ns (9.476ns logic, 1.064ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 93.121 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb/icap_i_s_5 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.550 - 0.274)
  Source Clock:         clks/clock_vdp_s rising at 93.121ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb/icap_i_s_5 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.AQ       Tcko                  0.200   mb/icap_i_s<11>
                                                       mb/icap_i_s_5
    ICAP_X0Y0.I5         net (fanout=2)        0.475   mb/icap_i_s<5>
    ICAP_X0Y0.CLK        Tcapckd_I   (-Th)     0.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.200ns logic, 0.475ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb/icap_i_s_5 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.550 - 0.274)
  Source Clock:         clks/clock_vdp_s rising at 93.121ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb/icap_i_s_5 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.AQ       Tcko                  0.200   mb/icap_i_s<11>
                                                       mb/icap_i_s_5
    ICAP_X0Y0.I6         net (fanout=2)        0.475   mb/icap_i_s<5>
    ICAP_X0Y0.CLK        Tcapckd_I   (-Th)     0.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.200ns logic, 0.475ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb/icap_i_s_14 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.550 - 0.274)
  Source Clock:         clks/clock_vdp_s rising at 93.121ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb/icap_i_s_14 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.DMUX     Tshcko                0.244   mb/icap_i_s<3>
                                                       mb/icap_i_s_14
    ICAP_X0Y0.I14        net (fanout=1)        0.443   mb/icap_i_s<14>
    ICAP_X0Y0.CLK        Tcapckd_I   (-Th)     0.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.244ns logic, 0.443ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 93.121 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 43.121ns (period - min period limit)
  Period: 93.121ns
  Min period limit: 50.000ns (20.000MHz) (Tcapper)
  Physical resource: mb/ICAP_SPARTAN6_inst/CLK
  Logical resource: mb/ICAP_SPARTAN6_inst/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: clks/clock_vdp_s
--------------------------------------------------------------------------------
Slack: 89.551ns (period - min period limit)
  Period: 93.121ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 89.551ns (period - min period limit)
  Period: 93.121ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" 
TS_clock_50M_i / 0.428571429         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5894662 paths analyzed, 8634 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.882ns.
--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/ps2fifo/empty_o (SLICE_X37Y24.D2), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/empty_o (FF)
  Requirement:          23.333ns
  Data Path Delay:      6.549ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.338 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/empty_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X33Y24.C5      net (fanout=7)        0.996   the_msx/swiop/spulse_r_s<1>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X35Y24.C6      net (fanout=3)        0.572   N303
    SLICE_X35Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.head_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT21
    SLICE_X35Y24.B1      net (fanout=1)        0.772   the_msx/swiop/ps2fifo/fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT<1>
    SLICE_X35Y24.B       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.head_v<2>
                                                       the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4_SW0
    SLICE_X37Y24.C3      net (fanout=2)        0.603   N299
    SLICE_X37Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/empty_o
                                                       the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4
    SLICE_X37Y24.D2      net (fanout=1)        0.907   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o
    SLICE_X37Y24.CLK     Tas                   0.373   the_msx/swiop/ps2fifo/empty_o
                                                       the_msx/swiop/ps2fifo/empty_o_glue_rst
                                                       the_msx/swiop/ps2fifo/empty_o
    -------------------------------------------------  ---------------------------
    Total                                      6.549ns (2.098ns logic, 4.451ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/empty_o (FF)
  Requirement:          23.333ns
  Data Path Delay:      6.495ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.338 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/empty_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X33Y24.C3      net (fanout=8)        0.942   the_msx/swiop/spulse_r_s<0>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X35Y24.C6      net (fanout=3)        0.572   N303
    SLICE_X35Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.head_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT21
    SLICE_X35Y24.B1      net (fanout=1)        0.772   the_msx/swiop/ps2fifo/fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT<1>
    SLICE_X35Y24.B       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.head_v<2>
                                                       the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4_SW0
    SLICE_X37Y24.C3      net (fanout=2)        0.603   N299
    SLICE_X37Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/empty_o
                                                       the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4
    SLICE_X37Y24.D2      net (fanout=1)        0.907   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o
    SLICE_X37Y24.CLK     Tas                   0.373   the_msx/swiop/ps2fifo/empty_o
                                                       the_msx/swiop/ps2fifo/empty_o_glue_rst
                                                       the_msx/swiop/ps2fifo/empty_o
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (2.098ns logic, 4.397ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/empty_o (FF)
  Requirement:          23.333ns
  Data Path Delay:      6.315ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.338 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/empty_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X33Y24.C5      net (fanout=7)        0.996   the_msx/swiop/spulse_r_s<1>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X35Y24.D3      net (fanout=3)        0.818   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X35Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.head_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT31
    SLICE_X37Y24.C4      net (fanout=2)        0.531   the_msx/swiop/ps2fifo/fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT<2>
    SLICE_X37Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/empty_o
                                                       the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4
    SLICE_X37Y24.D2      net (fanout=1)        0.907   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o
    SLICE_X37Y24.CLK     Tas                   0.373   the_msx/swiop/ps2fifo/empty_o
                                                       the_msx/swiop/ps2fifo/empty_o_glue_rst
                                                       the_msx/swiop/ps2fifo/empty_o
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (2.098ns logic, 4.217ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v22/DP (SLICE_X30Y28.WE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      6.187ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.335 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X33Y24.C5      net (fanout=7)        0.996   the_msx/swiop/spulse_r_s<1>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D2      net (fanout=3)        1.116   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.looped_v
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X30Y28.WE      net (fanout=2)        1.275   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X30Y28.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.835ns logic, 4.352ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      6.133ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.335 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X33Y24.C3      net (fanout=8)        0.942   the_msx/swiop/spulse_r_s<0>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D2      net (fanout=3)        1.116   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.looped_v
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X30Y28.WE      net (fanout=2)        1.275   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X30Y28.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (1.835ns logic, 4.298ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.892ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.335 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X31Y24.C3      net (fanout=7)        0.950   the_msx/swiop/spulse_r_s<1>
    SLICE_X31Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31
    SLICE_X33Y24.D6      net (fanout=3)        0.352   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<2>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D2      net (fanout=3)        1.116   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.looped_v
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X30Y28.WE      net (fanout=2)        1.275   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X30Y28.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.835ns logic, 4.057ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v21/DP (SLICE_X30Y28.WE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v21/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      6.187ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.335 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X33Y24.C5      net (fanout=7)        0.996   the_msx/swiop/spulse_r_s<1>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D2      net (fanout=3)        1.116   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.looped_v
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X30Y28.WE      net (fanout=2)        1.275   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X30Y28.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.835ns logic, 4.352ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v21/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      6.133ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.335 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X33Y24.C3      net (fanout=8)        0.942   the_msx/swiop/spulse_r_s<0>
    SLICE_X33Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X33Y24.D3      net (fanout=3)        0.601   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D2      net (fanout=3)        1.116   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.looped_v
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X30Y28.WE      net (fanout=2)        1.275   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X30Y28.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (1.835ns logic, 4.298ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v21/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.892ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.335 - 0.333)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X31Y24.C3      net (fanout=7)        0.950   the_msx/swiop/spulse_r_s<1>
    SLICE_X31Y24.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31
    SLICE_X33Y24.D6      net (fanout=3)        0.352   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<2>
    SLICE_X33Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X33Y24.A3      net (fanout=3)        0.364   N303
    SLICE_X33Y24.A       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D2      net (fanout=3)        1.116   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X27Y24.D       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.looped_v
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X30Y28.WE      net (fanout=2)        1.275   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X30Y28.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.835ns logic, 4.057ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" TS_clock_50M_i / 0.428571429
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point opll1/ct/u_register_memory/Mram_regs_array (RAMB8_X1Y25.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               opll1/ct/regs_addr_2 (FF)
  Destination:          opll1/ct/u_register_memory/Mram_regs_array (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.126 - 0.117)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: opll1/ct/regs_addr_2 to opll1/ct/u_register_memory/Mram_regs_array
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y51.CQ          Tcko                  0.200   opll1/ct/regs_addr<3>
                                                           opll1/ct/regs_addr_2
    RAMB8_X1Y25.ADDRBRDADDR7 net (fanout=2)        0.131   opll1/ct/regs_addr<2>
    RAMB8_X1Y25.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   opll1/ct/u_register_memory/Mram_regs_array
                                                           opll1/ct/u_register_memory/Mram_regs_array
    -----------------------------------------------------  ---------------------------
    Total                                          0.265ns (0.134ns logic, 0.131ns route)
                                                           (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q (RAMB8_X1Y14.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/vdp/vo1_2.scandbl/hpos_s_3 (FF)
  Destination:          the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.125 - 0.119)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/vdp/vo1_2.scandbl/hpos_s_3 to the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y29.DQ          Tcko                  0.200   the_msx/vdp/vo1_2.scandbl/hpos_s<3>
                                                           the_msx/vdp/vo1_2.scandbl/hpos_s_3
    RAMB8_X1Y14.ADDRAWRADDR5 net (fanout=3)        0.131   the_msx/vdp/vo1_2.scandbl/hpos_s<3>
    RAMB8_X1Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q
                                                           the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q
    -----------------------------------------------------  ---------------------------
    Total                                          0.265ns (0.134ns logic, 0.131ns route)
                                                           (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q (RAMB8_X1Y14.ADDRAWRADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/vdp/vo1_2.scandbl/hpos_s_1 (FF)
  Destination:          the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.125 - 0.119)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/vdp/vo1_2.scandbl/hpos_s_1 to the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y29.BQ          Tcko                  0.200   the_msx/vdp/vo1_2.scandbl/hpos_s<3>
                                                           the_msx/vdp/vo1_2.scandbl/hpos_s_1
    RAMB8_X1Y14.ADDRAWRADDR3 net (fanout=3)        0.140   the_msx/vdp/vo1_2.scandbl/hpos_s<1>
    RAMB8_X1Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q
                                                           the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q
    -----------------------------------------------------  ---------------------------
    Total                                          0.274ns (0.134ns logic, 0.140ns route)
                                                           (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" TS_clock_50M_i / 0.428571429
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Logical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clock_master_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" 
TS_clock_50M_i / 1.71428571         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13281 paths analyzed, 543 endpoints analyzed, 88 failing endpoints
 88 timing errors detected. (88 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 98391.040ns.
--------------------------------------------------------------------------------

Paths for end point ram/ram_din_s_6 (SLICE_X3Y38.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_0 (FF)
  Destination:          ram/ram_din_s_6 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.826ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.334ns (1.629 - 1.963)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_0 to ram/ram_din_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   the_msx/escci/SccBank2<3>
                                                       the_msx/escci/SccBank2_0
    SLICE_X8Y30.B6       net (fanout=2)        0.645   the_msx/escci/SccBank2<0>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X8Y30.D5       net (fanout=3)        0.267   the_msx/escci/DecSccA
    SLICE_X8Y30.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B4       net (fanout=1)        0.760   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X6Y29.A5       net (fanout=13)       0.255   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X3Y38.CE       net (fanout=2)        0.355   ram/_n0422_inv
    SLICE_X3Y38.CLK      Tceck                 0.408   ram/ram_din_s<7>
                                                       ram/ram_din_s_6
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (2.899ns logic, 4.927ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_0 (FF)
  Destination:          ram/ram_din_s_6 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.781ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.334ns (1.629 - 1.963)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_0 to ram/ram_din_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   the_msx/escci/SccBank2<3>
                                                       the_msx/escci/SccBank2_0
    SLICE_X8Y30.B6       net (fanout=2)        0.645   the_msx/escci/SccBank2<0>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X11Y32.A5      net (fanout=3)        0.701   the_msx/escci/DecSccA
    SLICE_X11Y32.A       Tilo                  0.259   the_msx/escci/SccWave/ff_req_dl
                                                       the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X6Y29.A6       net (fanout=17)       0.766   the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X3Y38.CE       net (fanout=2)        0.355   ram/_n0422_inv
    SLICE_X3Y38.CLK      Tceck                 0.408   ram/ram_din_s<7>
                                                       ram/ram_din_s_6
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (2.669ns logic, 5.112ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_din_s_6 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.702ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.315ns (1.629 - 1.944)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_din_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X8Y30.B3       net (fanout=2)        0.616   the_msx/escci/SccBank2<4>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X8Y30.D5       net (fanout=3)        0.267   the_msx/escci/DecSccA
    SLICE_X8Y30.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B4       net (fanout=1)        0.760   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X6Y29.A5       net (fanout=13)       0.255   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X3Y38.CE       net (fanout=2)        0.355   ram/_n0422_inv
    SLICE_X3Y38.CLK      Tceck                 0.408   ram/ram_din_s<7>
                                                       ram/ram_din_s_6
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (2.804ns logic, 4.898ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point ram/ram_din_s_2 (SLICE_X1Y38.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_0 (FF)
  Destination:          ram/ram_din_s_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.824ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.332ns (1.631 - 1.963)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_0 to ram/ram_din_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   the_msx/escci/SccBank2<3>
                                                       the_msx/escci/SccBank2_0
    SLICE_X8Y30.B6       net (fanout=2)        0.645   the_msx/escci/SccBank2<0>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X8Y30.D5       net (fanout=3)        0.267   the_msx/escci/DecSccA
    SLICE_X8Y30.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B4       net (fanout=1)        0.760   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X6Y29.A5       net (fanout=13)       0.255   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X1Y38.CE       net (fanout=2)        0.353   ram/_n0422_inv
    SLICE_X1Y38.CLK      Tceck                 0.408   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (2.899ns logic, 4.925ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_0 (FF)
  Destination:          ram/ram_din_s_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.779ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.332ns (1.631 - 1.963)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_0 to ram/ram_din_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   the_msx/escci/SccBank2<3>
                                                       the_msx/escci/SccBank2_0
    SLICE_X8Y30.B6       net (fanout=2)        0.645   the_msx/escci/SccBank2<0>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X11Y32.A5      net (fanout=3)        0.701   the_msx/escci/DecSccA
    SLICE_X11Y32.A       Tilo                  0.259   the_msx/escci/SccWave/ff_req_dl
                                                       the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X6Y29.A6       net (fanout=17)       0.766   the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X1Y38.CE       net (fanout=2)        0.353   ram/_n0422_inv
    SLICE_X1Y38.CLK      Tceck                 0.408   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (2.669ns logic, 5.110ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_din_s_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.700ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.313ns (1.631 - 1.944)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_din_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X8Y30.B3       net (fanout=2)        0.616   the_msx/escci/SccBank2<4>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X8Y30.D5       net (fanout=3)        0.267   the_msx/escci/DecSccA
    SLICE_X8Y30.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B4       net (fanout=1)        0.760   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X6Y29.A5       net (fanout=13)       0.255   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X1Y38.CE       net (fanout=2)        0.353   ram/_n0422_inv
    SLICE_X1Y38.CLK      Tceck                 0.408   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.804ns logic, 4.896ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point ram/ram_din_s_5 (SLICE_X3Y38.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_0 (FF)
  Destination:          ram/ram_din_s_5 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.808ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.334ns (1.629 - 1.963)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_0 to ram/ram_din_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   the_msx/escci/SccBank2<3>
                                                       the_msx/escci/SccBank2_0
    SLICE_X8Y30.B6       net (fanout=2)        0.645   the_msx/escci/SccBank2<0>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X8Y30.D5       net (fanout=3)        0.267   the_msx/escci/DecSccA
    SLICE_X8Y30.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B4       net (fanout=1)        0.760   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X6Y29.A5       net (fanout=13)       0.255   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X3Y38.CE       net (fanout=2)        0.355   ram/_n0422_inv
    SLICE_X3Y38.CLK      Tceck                 0.390   ram/ram_din_s<7>
                                                       ram/ram_din_s_5
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (2.881ns logic, 4.927ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_0 (FF)
  Destination:          ram/ram_din_s_5 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.763ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.334ns (1.629 - 1.963)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_0 to ram/ram_din_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   the_msx/escci/SccBank2<3>
                                                       the_msx/escci/SccBank2_0
    SLICE_X8Y30.B6       net (fanout=2)        0.645   the_msx/escci/SccBank2<0>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X11Y32.A5      net (fanout=3)        0.701   the_msx/escci/DecSccA
    SLICE_X11Y32.A       Tilo                  0.259   the_msx/escci/SccWave/ff_req_dl
                                                       the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X6Y29.A6       net (fanout=17)       0.766   the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X3Y38.CE       net (fanout=2)        0.355   ram/_n0422_inv
    SLICE_X3Y38.CLK      Tceck                 0.390   ram/ram_din_s<7>
                                                       ram/ram_din_s_5
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (2.651ns logic, 5.112ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_din_s_5 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.684ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.315ns (1.629 - 1.944)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_din_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X8Y30.B3       net (fanout=2)        0.616   the_msx/escci/SccBank2<4>
    SLICE_X8Y30.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X8Y30.A5       net (fanout=1)        0.196   N89
    SLICE_X8Y30.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X8Y30.C1       net (fanout=1)        0.538   N1310
    SLICE_X8Y30.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X8Y30.D5       net (fanout=3)        0.267   the_msx/escci/DecSccA
    SLICE_X8Y30.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B4       net (fanout=1)        0.760   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X6Y29.B        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X6Y29.A5       net (fanout=13)       0.255   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X6Y29.A        Tilo                  0.254   the_msx/vdp/cpu_io_b/ctrl_reg_q_2<7>
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y35.A5       net (fanout=26)       1.141   the_msx/mr_ram_ce_s
    SLICE_X3Y35.A        Tilo                  0.259   ram/ram_we_s
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y38.A3       net (fanout=3)        0.770   ram_we_s
    SLICE_X3Y38.A        Tilo                  0.259   ram/ram_din_s<7>
                                                       ram/_n0422_inv1
    SLICE_X3Y38.CE       net (fanout=2)        0.355   ram/_n0422_inv
    SLICE_X3Y38.CLK      Tceck                 0.390   ram/ram_din_s<7>
                                                       ram/ram_din_s_5
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (2.786ns logic, 4.898ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" TS_clock_50M_i / 1.71428571
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram/SdrDat_s_2 (SLICE_X0Y38.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/ram_din_s_2 (FF)
  Destination:          ram/SdrDat_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clock_sdram_s rising at 0.000ns
  Destination Clock:    clock_sdram_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/ram_din_s_2 to ram/SdrDat_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y38.CQ       Tcko                  0.198   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    SLICE_X0Y38.D5       net (fanout=1)        0.063   ram/ram_din_s<2>
    SLICE_X0Y38.CLK      Tah         (-Th)    -0.121   ram/SdrDat_s<10>
                                                       ram/Mmux_n032391
                                                       ram/SdrDat_s_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.319ns logic, 0.063ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point ram/SdrCmd_s_1 (SLICE_X0Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/SdrCmd_s_1 (FF)
  Destination:          ram/SdrCmd_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_sdram_s rising at 0.000ns
  Destination Clock:    clock_sdram_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/SdrCmd_s_1 to ram/SdrCmd_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.200   ram/SdrCmd_s<0>
                                                       ram/SdrCmd_s_1
    SLICE_X0Y30.A6       net (fanout=2)        0.026   ram/SdrCmd_s<1>
    SLICE_X0Y30.CLK      Tah         (-Th)    -0.190   ram/SdrCmd_s<0>
                                                       ram/Mmux_SdrRoutine_v[2]_X_71_o_wide_mux_108_OUT4
                                                       ram/SdrCmd_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point ram/SdrDat_s_9 (SLICE_X0Y38.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/ram_din_s_1 (FF)
  Destination:          ram/SdrDat_s_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clock_sdram_s rising at 0.000ns
  Destination Clock:    clock_sdram_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/ram_din_s_1 to ram/SdrDat_s_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y38.BQ       Tcko                  0.198   ram/ram_din_s<3>
                                                       ram/ram_din_s_1
    SLICE_X0Y38.C4       net (fanout=1)        0.113   ram/ram_din_s<1>
    SLICE_X0Y38.CLK      Tah         (-Th)    -0.121   ram/SdrDat_s<10>
                                                       ram/Mmux_n0323161
                                                       ram/SdrDat_s_9
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.319ns logic, 0.113ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" TS_clock_50M_i / 1.71428571
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll_1/clkout2_buf/I0
  Logical resource: pll_1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: pll_1/clkout1
--------------------------------------------------------------------------------
Slack: 11.186ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ram/SdrRefreshCounter_v<3>/CLK
  Logical resource: ram/SdrRefreshCounter_v_0/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clock_sdram_s
--------------------------------------------------------------------------------
Slack: 11.186ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ram/SdrRefreshCounter_v<3>/CLK
  Logical resource: ram/SdrRefreshCounter_v_1/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clock_sdram_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" 
TS_clock_50M_i / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1491 paths analyzed, 221 endpoints analyzed, 44 failing endpoints
 44 timing errors detected. (44 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 607249.984ns.
--------------------------------------------------------------------------------

Paths for end point midi/ff_q (SLICE_X22Y23.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               soft_rst_cnt_s_7 (FF)
  Destination:          midi/ff_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.208ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.346ns (1.590 - 1.936)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: soft_rst_cnt_s_7 to midi/ff_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.476   soft_rst_cnt_s<7>
                                                       soft_rst_cnt_s_7
    SLICE_X25Y27.C1      net (fanout=2)        0.985   soft_rst_cnt_s<7>
    SLICE_X25Y27.C       Tilo                  0.259   N59
                                                       reset_s_SW0
    SLICE_X25Y24.C5      net (fanout=3)        0.614   N59
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X24Y24.A4      net (fanout=516)      0.394   reset_s
    SLICE_X24Y24.A       Tilo                  0.235   midi/reset_i_ff_clr_s_OR_594_o
                                                       midi/reset_i_ff_clr_s_OR_594_o1
    SLICE_X22Y23.SR      net (fanout=4)        0.807   midi/reset_i_ff_clr_s_OR_594_o
    SLICE_X22Y23.CLK     Trck                  0.179   midi/ff_q
                                                       midi/ff_q
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (1.408ns logic, 2.800ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          midi/ff_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.052ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.336ns (1.590 - 1.926)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to midi/ff_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X24Y24.A4      net (fanout=516)      0.394   reset_s
    SLICE_X24Y24.A       Tilo                  0.235   midi/reset_i_ff_clr_s_OR_594_o
                                                       midi/reset_i_ff_clr_s_OR_594_o1
    SLICE_X22Y23.SR      net (fanout=4)        0.807   midi/reset_i_ff_clr_s_OR_594_o
    SLICE_X22Y23.CLK     Trck                  0.179   midi/ff_q
                                                       midi/ff_q
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.711ns logic, 2.341ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_1 (FF)
  Destination:          midi/ff_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.954ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.336ns (1.590 - 1.926)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_1 to midi/ff_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_1
    SLICE_X22Y24.B5      net (fanout=3)        0.414   por_cnt_s<1>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X24Y24.A4      net (fanout=516)      0.394   reset_s
    SLICE_X24Y24.A       Tilo                  0.235   midi/reset_i_ff_clr_s_OR_594_o
                                                       midi/reset_i_ff_clr_s_OR_594_o1
    SLICE_X22Y23.SR      net (fanout=4)        0.807   midi/reset_i_ff_clr_s_OR_594_o
    SLICE_X22Y23.CLK     Trck                  0.179   midi/ff_q
                                                       midi/ff_q
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.711ns logic, 2.243ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point midi/ff_clr_s (SLICE_X23Y26.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               soft_rst_cnt_s_7 (FF)
  Destination:          midi/ff_clr_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.119ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.341ns (1.595 - 1.936)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: soft_rst_cnt_s_7 to midi/ff_clr_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.476   soft_rst_cnt_s<7>
                                                       soft_rst_cnt_s_7
    SLICE_X25Y27.C1      net (fanout=2)        0.985   soft_rst_cnt_s<7>
    SLICE_X25Y27.C       Tilo                  0.259   N59
                                                       reset_s_SW0
    SLICE_X25Y24.C5      net (fanout=3)        0.614   N59
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X23Y25.B5      net (fanout=516)      0.575   reset_s
    SLICE_X23Y25.B       Tilo                  0.259   midi/baudr_cnt_q<5>
                                                       midi/_n0201_inv1
    SLICE_X23Y26.CE      net (fanout=1)        0.327   midi/_n0201_inv
    SLICE_X23Y26.CLK     Tceck                 0.365   midi/ff_clr_s
                                                       midi/ff_clr_s
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.618ns logic, 2.501ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          midi/ff_clr_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.963ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.331ns (1.595 - 1.926)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to midi/ff_clr_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X23Y25.B5      net (fanout=516)      0.575   reset_s
    SLICE_X23Y25.B       Tilo                  0.259   midi/baudr_cnt_q<5>
                                                       midi/_n0201_inv1
    SLICE_X23Y26.CE      net (fanout=1)        0.327   midi/_n0201_inv
    SLICE_X23Y26.CLK     Tceck                 0.365   midi/ff_clr_s
                                                       midi/ff_clr_s
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.921ns logic, 2.042ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_1 (FF)
  Destination:          midi/ff_clr_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.865ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.331ns (1.595 - 1.926)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_1 to midi/ff_clr_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_1
    SLICE_X22Y24.B5      net (fanout=3)        0.414   por_cnt_s<1>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X23Y25.B5      net (fanout=516)      0.575   reset_s
    SLICE_X23Y25.B       Tilo                  0.259   midi/baudr_cnt_q<5>
                                                       midi/_n0201_inv1
    SLICE_X23Y26.CE      net (fanout=1)        0.327   midi/_n0201_inv
    SLICE_X23Y26.CLK     Tceck                 0.365   midi/ff_clr_s
                                                       midi/ff_clr_s
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.921ns logic, 1.944ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point midi/tx_s (SLICE_X25Y26.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               soft_rst_cnt_s_7 (FF)
  Destination:          midi/tx_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.336ns (1.600 - 1.936)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: soft_rst_cnt_s_7 to midi/tx_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.476   soft_rst_cnt_s<7>
                                                       soft_rst_cnt_s_7
    SLICE_X25Y27.C1      net (fanout=2)        0.985   soft_rst_cnt_s<7>
    SLICE_X25Y27.C       Tilo                  0.259   N59
                                                       reset_s_SW0
    SLICE_X25Y24.C5      net (fanout=3)        0.614   N59
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X25Y26.SR      net (fanout=516)      0.692   reset_s
    SLICE_X25Y26.CLK     Trck                  0.379   midi/tx_s
                                                       midi/tx_s
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.373ns logic, 2.291ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          midi/tx_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.508ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.326ns (1.600 - 1.926)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to midi/tx_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X25Y26.SR      net (fanout=516)      0.692   reset_s
    SLICE_X25Y26.CLK     Trck                  0.379   midi/tx_s
                                                       midi/tx_s
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.676ns logic, 1.832ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_1 (FF)
  Destination:          midi/tx_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.410ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.326ns (1.600 - 1.926)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_1 to midi/tx_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_1
    SLICE_X22Y24.B5      net (fanout=3)        0.414   por_cnt_s<1>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X25Y26.SR      net (fanout=516)      0.692   reset_s
    SLICE_X25Y26.CLK     Trck                  0.379   midi/tx_s
                                                       midi/tx_s
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.676ns logic, 1.734ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" TS_clock_50M_i / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point midi/shift_q_6 (SLICE_X24Y25.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               midi/shift_q_7 (FF)
  Destination:          midi/shift_q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_8m_s rising at 125.000ns
  Destination Clock:    clock_8m_s rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: midi/shift_q_7 to midi/shift_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AMUX    Tshcko                0.238   midi/shift_q<5>
                                                       midi/shift_q_7
    SLICE_X24Y25.D5      net (fanout=1)        0.066   midi/shift_q<7>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.121   midi/shift_q<5>
                                                       midi/Mmux__n012571
                                                       midi/shift_q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.359ns logic, 0.066ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Paths for end point midi/tx_s (SLICE_X25Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               midi/tx_s (FF)
  Destination:          midi/tx_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_8m_s rising at 125.000ns
  Destination Clock:    clock_8m_s rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: midi/tx_s to midi/tx_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.DQ      Tcko                  0.198   midi/tx_s
                                                       midi/tx_s
    SLICE_X25Y26.D6      net (fanout=2)        0.028   midi/tx_s
    SLICE_X25Y26.CLK     Tah         (-Th)    -0.215   midi/tx_s
                                                       midi/tx_s_rstpot
                                                       midi/tx_s
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point midi/baudr_cnt_q_3 (SLICE_X28Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               midi/baudr_cnt_q_3 (FF)
  Destination:          midi/baudr_cnt_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_8m_s rising at 125.000ns
  Destination Clock:    clock_8m_s rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: midi/baudr_cnt_q_3 to midi/baudr_cnt_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.CQ      Tcko                  0.200   midi/baudr_cnt_q<3>
                                                       midi/baudr_cnt_q_3
    SLICE_X28Y24.C5      net (fanout=6)        0.077   midi/baudr_cnt_q<3>
    SLICE_X28Y24.CLK     Tah         (-Th)    -0.190   midi/baudr_cnt_q<3>
                                                       midi/Mmux_state_s[2]_X_195_o_wide_mux_34_OUT41
                                                       midi/baudr_cnt_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.390ns logic, 0.077ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" TS_clock_50M_i / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 122.334ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll_1/clkout4_buf/I0
  Logical resource: pll_1/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pll_1/clkout3
--------------------------------------------------------------------------------
Slack: 124.520ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: joy/delay_count<3>/CLK
  Logical resource: joy/delay_count_0/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clock_8m_s
--------------------------------------------------------------------------------
Slack: 124.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 125.000ns
  High pulse: 62.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: joy/delay_count<3>/SR
  Logical resource: joy/delay_count_0/SR
  Location pin: SLICE_X22Y29.SR
  Clock network: joy/clock_locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO 
TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" TS_clock_master_s     
    DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.709ns.
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.SR), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.851ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      9.709ns (Levels of Logic = 4)
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1605.IMUX.3
    SLICE_X22Y24.B2      net (fanout=1)        4.615   keys_n_i_1_IBUF
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.326   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X16Y21.SR      net (fanout=6)        1.124   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X16Y21.CLK     Trck                  0.205   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.709ns (2.601ns logic, 7.108ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    41.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.130ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.430   keyb/por_o
                                                       keyb/por_o
    SLICE_X22Y24.B3      net (fanout=2)        1.163   keyb/por_o
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.326   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X16Y21.SR      net (fanout=6)        1.124   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X16Y21.CLK     Trck                  0.205   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.474ns logic, 3.656ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    41.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.326   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X16Y21.SR      net (fanout=6)        1.124   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X16Y21.CLK     Trck                  0.205   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (1.569ns logic, 3.005ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  37.364ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      9.196ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1605.IMUX.3
    SLICE_X22Y24.B2      net (fanout=1)        4.615   keys_n_i_1_IBUF
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.A       Tilo                  0.254   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X16Y21.CLK     net (fanout=6)        0.888   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      9.196ns (2.324ns logic, 6.872ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  41.943ns (requirement - data path)
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.617ns (Levels of Logic = 3)
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.430   keyb/por_o
                                                       keyb/por_o
    SLICE_X22Y24.B3      net (fanout=2)        1.163   keyb/por_o
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.A       Tilo                  0.254   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X16Y21.CLK     net (fanout=6)        0.888   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.197ns logic, 3.420ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  42.499ns (requirement - data path)
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Source Clock:         clock_master_s rising at 0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.A       Tilo                  0.254   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X16Y21.CLK     net (fanout=6)        0.888   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.292ns logic, 2.769ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" TS_clock_master_s         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.722ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.A2      net (fanout=14)       0.563   the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.AMUX    Tilo                  0.191   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X16Y21.SR      net (fanout=6)        0.663   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X16Y21.CLK     Tremck      (-Th)    -0.107   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.722ns (0.496ns logic, 1.226ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_6 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_6 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_6
    SLICE_X25Y24.D6      net (fanout=5)        0.261   por_cnt_s<6>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.191   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X16Y21.SR      net (fanout=6)        0.663   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X16Y21.CLK     Tremck      (-Th)    -0.107   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.688ns logic, 1.432ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_4 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_4 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_4
    SLICE_X25Y24.D4      net (fanout=5)        0.359   por_cnt_s<4>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.191   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X16Y21.SR      net (fanout=6)        0.663   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X16Y21.CLK     Tremck      (-Th)    -0.107   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.688ns logic, 1.530ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.441ns (data path)
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.A2      net (fanout=14)       0.563   the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.A       Tilo                  0.156   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X16Y21.CLK     net (fanout=6)        0.524   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.354ns logic, 1.087ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.839ns (data path)
  Source:               por_cnt_s_6 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_6 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_6
    SLICE_X25Y24.D6      net (fanout=5)        0.261   por_cnt_s<6>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.A       Tilo                  0.156   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X16Y21.CLK     net (fanout=6)        0.524   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.546ns logic, 1.293ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.937ns (data path)
  Source:               por_cnt_s_4 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Data Path Delay:      1.937ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_4 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_4
    SLICE_X25Y24.D4      net (fanout=5)        0.359   por_cnt_s<4>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.A       Tilo                  0.156   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X16Y21.CLK     net (fanout=6)        0.524   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.546ns logic, 1.391ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO 
TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" TS_clock_master_s     
    DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.789ns.
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.SR), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.771ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      9.789ns (Levels of Logic = 4)
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1605.IMUX.3
    SLICE_X22Y24.B2      net (fanout=1)        4.615   keys_n_i_1_IBUF
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.A       Tilo                  0.254   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X15Y21.SR      net (fanout=6)        1.201   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X15Y21.CLK     Trck                  0.280   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (2.604ns logic, 7.185ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    41.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.210ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.430   keyb/por_o
                                                       keyb/por_o
    SLICE_X22Y24.B3      net (fanout=2)        1.163   keyb/por_o
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.A       Tilo                  0.254   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X15Y21.SR      net (fanout=6)        1.201   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X15Y21.CLK     Trck                  0.280   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (1.477ns logic, 3.733ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    41.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.654ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.A       Tilo                  0.254   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X15Y21.SR      net (fanout=6)        1.201   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X15Y21.CLK     Trck                  0.280   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.572ns logic, 3.082ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.948ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      9.612ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1605.IMUX.3
    SLICE_X22Y24.B2      net (fanout=1)        4.615   keys_n_i_1_IBUF
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.326   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X15Y21.CLK     net (fanout=6)        1.232   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      9.612ns (2.396ns logic, 7.216ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  41.527ns (requirement - data path)
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.033ns (Levels of Logic = 3)
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.430   keyb/por_o
                                                       keyb/por_o
    SLICE_X22Y24.B3      net (fanout=2)        1.163   keyb/por_o
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.326   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X15Y21.CLK     net (fanout=6)        1.232   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (1.269ns logic, 3.764ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  42.083ns (requirement - data path)
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.477ns (Levels of Logic = 3)
  Source Clock:         clock_master_s rising at 0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.525   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X22Y24.B4      net (fanout=3)        0.512   por_cnt_s<2>
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.925   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.326   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X15Y21.CLK     net (fanout=6)        1.232   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.364ns logic, 3.113ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" TS_clock_master_s         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.A2      net (fanout=14)       0.563   the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.A       Tilo                  0.156   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X15Y21.SR      net (fanout=6)        0.714   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X15Y21.CLK     Tremck      (-Th)    -0.155   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.509ns logic, 1.277ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_6 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_6 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_6
    SLICE_X25Y24.D6      net (fanout=5)        0.261   por_cnt_s<6>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.A       Tilo                  0.156   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X15Y21.SR      net (fanout=6)        0.714   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X15Y21.CLK     Tremck      (-Th)    -0.155   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.701ns logic, 1.483ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_4 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.282ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_4 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_4
    SLICE_X25Y24.D4      net (fanout=5)        0.359   por_cnt_s<4>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.A       Tilo                  0.156   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X15Y21.SR      net (fanout=6)        0.714   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X15Y21.CLK     Tremck      (-Th)    -0.155   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.701ns logic, 1.581ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.683ns (data path)
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Data Path Delay:      1.683ns (Levels of Logic = 1)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.A2      net (fanout=14)       0.563   the_msx/swiop/ntsc_pal_q
    SLICE_X22Y21.AMUX    Tilo                  0.191   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X15Y21.CLK     net (fanout=6)        0.731   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.389ns logic, 1.294ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.081ns (data path)
  Source:               por_cnt_s_6 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Data Path Delay:      2.081ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_6 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_6
    SLICE_X25Y24.D6      net (fanout=5)        0.261   por_cnt_s<6>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.191   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X15Y21.CLK     net (fanout=6)        0.731   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.581ns logic, 1.500ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.179ns (data path)
  Source:               por_cnt_s_4 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Data Path Delay:      2.179ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_4 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_4
    SLICE_X25Y24.D4      net (fanout=5)        0.359   por_cnt_s<4>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X22Y21.A3      net (fanout=84)       0.508   por_s
    SLICE_X22Y21.AMUX    Tilo                  0.191   the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X15Y21.CLK     net (fanout=6)        0.731   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.581ns logic, 1.598ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP 
"TO_i2sbitcount_4_LD"         TS_clock_master_s DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.315ns.
--------------------------------------------------------------------------------

Paths for end point i2s/bitcount_4_LD (SLICE_X33Y23.CLK), 19 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  37.245ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      9.315ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1605.IMUX.3
    SLICE_X22Y24.B2      net (fanout=1)        4.615   keys_n_i_1_IBUF
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X33Y23.CLK     net (fanout=516)      1.743   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      9.315ns (2.329ns logic, 6.986ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  38.808ns (requirement - data path)
  Source:               keys_n_i<0> (PAD)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      7.752ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: keys_n_i<0> to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.557   keys_n_i<0>
                                                       keys_n_i<0>
                                                       keys_n_i_0_IBUF
                                                       ProtoComp1605.IMUX.2
    SLICE_X25Y24.C1      net (fanout=3)        4.193   keys_n_i_0_IBUF
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X33Y23.CLK     net (fanout=516)      1.743   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (1.816ns logic, 5.936ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  41.824ns (requirement - data path)
  Source:               keyb/por_o (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.736ns (Levels of Logic = 3)
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.430   keyb/por_o
                                                       keyb/por_o
    SLICE_X22Y24.B3      net (fanout=2)        1.163   keyb/por_o
    SLICE_X22Y24.B       Tilo                  0.254   N486
                                                       por_s_SW0
    SLICE_X25Y24.D5      net (fanout=2)        0.444   N51
    SLICE_X25Y24.D       Tilo                  0.259   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.184   por_s
    SLICE_X25Y24.C       Tilo                  0.259   por_s
                                                       reset_s
    SLICE_X33Y23.CLK     net (fanout=516)      1.743   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.202ns logic, 3.534ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP "TO_i2sbitcount_4_LD"         TS_clock_master_s DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point i2s/bitcount_4_LD (SLICE_X33Y23.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.559ns (data path)
  Source:               soft_rst_cnt_s_0 (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: soft_rst_cnt_s_0 to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.AQ      Tcko                  0.200   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_0
    SLICE_X25Y24.C4      net (fanout=5)        0.226   soft_rst_cnt_s<0>
    SLICE_X25Y24.C       Tilo                  0.156   por_s
                                                       reset_s
    SLICE_X33Y23.CLK     net (fanout=516)      0.977   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.356ns logic, 1.203ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.741ns (data path)
  Source:               soft_rst_cnt_s_1 (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: soft_rst_cnt_s_1 to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.BQ      Tcko                  0.200   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_1
    SLICE_X25Y24.C3      net (fanout=5)        0.408   soft_rst_cnt_s<1>
    SLICE_X25Y24.C       Tilo                  0.156   por_s
                                                       reset_s
    SLICE_X33Y23.CLK     net (fanout=516)      0.977   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.356ns logic, 1.385ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.836ns (data path)
  Source:               por_cnt_s_6 (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Data Path Delay:      1.836ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_6 to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.234   por_cnt_s<7>
                                                       por_cnt_s_6
    SLICE_X25Y24.D6      net (fanout=5)        0.261   por_cnt_s<6>
    SLICE_X25Y24.D       Tilo                  0.156   por_s
                                                       por_s
    SLICE_X25Y24.C6      net (fanout=84)       0.052   por_s
    SLICE_X25Y24.C       Tilo                  0.156   por_s
                                                       reset_s
    SLICE_X33Y23.CLK     net (fanout=516)      0.977   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.546ns logic, 1.290ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock_50M_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock_50M_i                 |     20.000ns|      5.000ns| 168670.354ns|            0|          132|            0|      5909434|
| TS_pll_1_clkout0              |     46.667ns|     15.882ns|          N/A|            0|            0|      5894662|            0|
| TS_pll_1_clkout1              |     11.667ns|  98391.040ns|          N/A|           88|            0|        13281|            0|
| TS_pll_1_clkout3              |    125.000ns| 607249.984ns|          N/A|           44|            0|         1491|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clock_master_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock_master_s              |     46.560ns|      3.570ns|      9.789ns|            0|            0|            0|           63|
| TS_TO_the_msxvdphor_vert_bcnt_|     46.560ns|      9.709ns|          N/A|            0|            0|           22|            0|
| vert_q_0_LDC                  |             |             |             |             |             |             |             |
| TS_TO_the_msxvdphor_vert_bcnt_|     46.560ns|      9.789ns|          N/A|            0|            0|           22|            0|
| vert_q_6_LDC                  |             |             |             |             |             |             |             |
| TS_TO_i2sbitcount_4_LD        |     46.560ns|      9.315ns|          N/A|            0|            0|           19|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50M_i    |   15.882|         |    6.698|    8.551|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keys_n_i<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50M_i    |         |         |    4.654|         |
keys_n_i<1>    |         |         |    1.120|    1.120|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 132  Score: 794677  (Setup/Max: 794677, Hold: 0)

Constraints cover 480593432 paths, 0 nets, and 27795 connections

Design statistics:
   Minimum period: 607250.000ns{1}   (Maximum frequency:   0.002MHz)
   Maximum path delay from/to any node:   9.789ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 01 17:41:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4886 MB



