# file GENERATED by distutils, do NOT edit
CHANGES.txt
LICENSE.txt
README.txt
readme.txt
setup.py
SchemDraw/__init__.py
SchemDraw/elements.py
SchemDraw/logic.py
SchemDraw/schemdraw.py
docs/SchemDraw.html
docs/SchemDraw.md
docs/img/2term.png
docs/img/JK.png
docs/img/SR-Latch.png
docs/img/SR_latch_gate.png
docs/img/and_inputnot.png
docs/img/bjt.png
docs/img/bjt_anchors.png
docs/img/cap-charge.png
docs/img/cap-net.png
docs/img/connectors.png
docs/img/doc_images.ipynb
docs/img/ex01.png
docs/img/ex03.png
docs/img/ex04.png
docs/img/examples.ipynb
docs/img/fet.png
docs/img/fet_anchors.png
docs/img/full_add.png
docs/img/gates.png
docs/img/grounds.png
docs/img/half_add.png
docs/img/inv_opamp.png
docs/img/label.png
docs/img/label_positions.png
docs/img/labeli.png
docs/img/logicgate_images.ipynb
docs/img/loopi.png
docs/img/meters.png
docs/img/nots.png
docs/img/opamp.png
docs/img/opamp_anchor.png
docs/img/pot.png
docs/img/sources.png
docs/img/switches.png
docs/img/testschematic.png
